MCM67J618B

• Single 5 V ± 5% Power Supply
• Fast Access Time/Fast Cycle Time = 5 ns/100 MHz, 7 ns/80 MHz
• Byte Writeable via Dual Write Enables
• Internal Input Registers (Address, Data, Control)
• Output Registers for Pipelined Applications
• Internally SelfTimed Write Cycle
• ADSP, ADSC, and ADV Burst Control Pins
• Asynchronous Output Enable Controlled ThreeState Outputs
• Common Data Inputs and Data Outputs
• 3.3 V I/O Compatible
• High Board Density 52Lead PLCC Package
•ADSP Disabled with Chip Enable (E) - Supports Address Pipelining

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for
extended periods of time could affect device reliability.

The MCM67J618B is a 1,179,648 bit synchronous static random access memory designed to provide a burstable, highperformance, secondary cache for the i486E and PentiumE microprocessors. It is organized as 65,536 words of 18 bits, fabricated with Motorola's highperformance silicongate BiCMOS technology. The device integrates input registers, a 2bit counter, high speed SRAM, and high drive registered output drivers onto a single monolithic circuit for reduced parts count implementation of cache data RAM applications. Synchronous design allows precise cycle control with the use of an external clock (K). BiCMOS circuitry reduces the overall power consumption of the integrated functions for greater reliability.

Addresses (A0 A15), data inputs (D0 D17), and all control signals except output enable (G) are clock (K) controlled through positiveedgetriggered noninverting registers.

This MCM67J618B contains output registers for pipeline operations. At the rising edge of K, the RAM provides the output data from the previous cycle.

Output enable (G) is asynchronous for maximum system design flexibility.

Burst can be initiated with either address status processor (ADSP) or address status cache controller (ADSC) input pins. Subsequent burst addresses can be generated internally by the MCM67J618B (burst sequence imitates that of the i486) and controlled by the burst address advance (ADV) input pin. The following pages provide more detailed information on burst controls.

Write cycles are internally selftimed and are initiated by the rising edge of the clock (K) input. This feature eliminates complex offchip write pulse generation and provides increased flexibility for incoming signals.

Dual write enables (LW and UW) are provided to allow individually writeable bytes. LW controls DQ0 DQ8 (the lower bits), while UW controls DQ9 DQ17 (the upper bits).

This MCM67J618B is ideally suited for systems that require wide data bus widths and cache memory. See Figure 2 for applications information.