Features: ·HIGH SPEED fMAX = 60 MHz (TYP.) AT VCC = 5 V ·LOWPOWER DISSIPATION ICC = 4 mA (MAX.) AT TA = 25 °C ·COMPATIBLE WITH TTL OUTPUTS VIH = 2V (MIN.) VIL = 0.8V (MAX) ·OUTPUT DRIVE CAPABILITY 15 LSTTL LOADS ·SYMMETRICAL OUTPUT IMPEDANCE |IOH|= IOL = 6 mA (MIN.) ·BALANCEDPROPAGATION DELAYS tPL...
M74HCT646: Features: ·HIGH SPEED fMAX = 60 MHz (TYP.) AT VCC = 5 V ·LOWPOWER DISSIPATION ICC = 4 mA (MAX.) AT TA = 25 °C ·COMPATIBLE WITH TTL OUTPUTS VIH = 2V (MIN.) VIL = 0.8V (MAX) ·OUTPUT DRIVE CAPABILITY 1...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Symbol |
Parameter |
Value |
Unit |
VCC |
Supply Voltage |
-0.5 to +7 |
V |
VI |
DC Input Voltage |
-0.5 to VCC + 0.5 |
V |
VO |
DC Output Voltage |
-0.5 to VCC + 0.5 |
V |
IIK |
DC Input Diode Current |
± 20 |
mA |
IOK |
DC Output Diode Current |
± 20 |
mA |
IO |
DC Output Source Sink Current Per Output Pin |
± 35 |
mA |
ICC or IGND |
DC VCC or Ground Current |
± 70 |
mA |
PD |
Power Dissipation |
500 (*) |
mW |
Tstg |
Storage Temperature |
-65 to +150 |
°C |
TL |
Lead Temperature (10 sec) |
300 |
°C |
The M74HCT646/648 are high speed CMOS OCTAL BUS TRANSCEIVERS AND REGISTERS, (3-STATE) fabricated in silicon gate C2MOS technology. The M74HCT646/648 have the same high speed performance of LSTTL combined with true CMOS low power consumption. The M74HCT646/648 consist of bus transceiver circuits with 3-state output, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus will be clocked into the registers on the lowto- high transition of the appropriate clock pin (Clock AB - or Clock BA). Enable (G) and direction (DIR) pins are provided to control the transceiver functions. In the transceiver mode, data present at the high-impedance port may be stored in either register or in both. The select controls (Select AB select BA) can multiplex stored and real-time (transparent mode) data. The direction control determines which bus will receive data when enable G is active (low). In the isolation mode (enable G high), "A" data may be stored in one register and/or "B" data may be stored in the other register. When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two buses, A or B, may be driven at a time. All inputs are equipped with protection circuits against static discharge and transient excess voltage. This integrated circuit has input and output characteristics that are fully compatible with 54/74 LSTTL logic families. M74HCT devices are designed to directly interface HSC2MOS systems with TTL and NMOScomponents. They are also plug in replacements for LSTTL devices giving a reduction of power consumption.