Features: • Performance range• Power supply : Vdd: 2.5V ± 0.2V, Vddq: 2.5V ± 0.2V• Double-data-rate architecture; two data transfers per clock cycle• Bidirectional data strobe(DQS)• Differential clock inputs(CK and CK)• DLL aligns DQ and DQS transition with CK t...
M368L3223DTL: Features: • Performance range• Power supply : Vdd: 2.5V ± 0.2V, Vddq: 2.5V ± 0.2V• Double-data-rate architecture; two data transfers per clock cycle• Bidirectional data strob...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Features: • Performance range• Power supply : Vdd: 2.5V ± 0.2V, Vddq: 2.5V ± 0.2V̶...
Features: • Power supply : Vdd: 2.6V ± 0.1V, Vddq: 2.6V ± 0.1V• Double-data-rate archi...
Features: • Performance range• Power supply : Vdd: 2.5V ± 0.2V, Vddq: 2.5V ± 0.2V̶...
Parameter |
Symbol |
Value |
Unit |
Voltage on any pin relative to Vss |
VIN, VOUT |
-0.5 ~ 3.6 |
V |
Voltage on VDD supply relative to Vss |
VDD |
-1.0 ~ 3.6 |
V |
Voltage on VDDQ supply relative to Vss |
VDDQ |
-1.0 ~ 3.6 |
V |
Storage temperature |
TSTG |
-55 ~ +150 |
|
Power dissipation |
PD |
12 |
W |
Short circuit current |
IOS |
50 |
mA |
The Samsung M368L3223DTL is 32M bit x 64 Double Data Rate SDRAM high density memory modules. The Samsung M368L3223DTL consists of eight CMOS 32M x 8 bit with 4banks Double Data Rate SDRAMs in 66pin TSOP-II(400mil) packages mounted on a 184pin glass-epoxy substrate. Four 0.1uF decoupling capacitors are mounted on the printed circuit board in parallel for each DDR SDRAM. The M368L3223DTL is Dual In-line Memory Modules and inten-ded for mounting into 184pin edge connector sockets.
Synchronous M368L3223DTL design allows precise cycle control with the use of system clock. Data I/O transactions are possible on both edges of DQS. Range of operating frequencies, programmable latencies and burst lengths M368L3223DTL allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.