Features: • 2.5V power supply.• LVCMOS compatible with multiplexed address.• Four banks operation.• MRS cycle with address key programs. -. CAS latency (1, 2 & 3). -. Burst length (1, 2, 4, 8 & Full page). -. Burst type (Sequential & Interleave).• EMRS cy...
K4S64163LHR(B)E: Features: • 2.5V power supply.• LVCMOS compatible with multiplexed address.• Four banks operation.• MRS cycle with address key programs. -. CAS latency (1, 2 & 3). -. Bur...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Features: • JEDEC standard 3.3V power supply • LVTTL compatible with multiplexed addre...
Features: • JEDEC standard 3.3V power supply • LVTTL compatible with multiplexed addre...
Features: • JEDEC standard 3.3V power supply• LVTTL compatible with multiplexed addres...
Parameter |
Value |
Unit |
AC input levels (Vih/Vil) |
0.9xVDDQ/ 0.2 |
V |
Input timing measurement reference level |
0.5 x VDDQ |
V |
Input rise and fall time |
tr/tf = 1/1 |
ns |
Output timing measurement reference level |
0.5 x VDDQ |
V |
Output load condition |
See Figure 2 |
The K4S64163LHR(B)E is 67,108,864 bits synchronous high data rate Dynamic RAM organized as 4 x 1,048,576 words by 16 bits,fabricated with SAMSUNG's high performance CMOS technology. Synchronous design of K4S64163LHR(B)E allows precise cycle control with the use of system clock and I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst lengths and programmable latencies allow the same device to be useful for a variety of high bandwidth and high performance memory system applications.