Features: • Serial Peripheral Interface (SPI) Compatible - Supports SPI Modes 0 (0,0) and 3 (1,1)• Low-voltage Operation - Vcc = 1.8V to 5.5V• Low power CMOS - Active current less than 3.0 mA (2.5V) - Standby current less than 1 A (2.5V)• Block Write Protection - Protect 1/...
IS25C02: Features: • Serial Peripheral Interface (SPI) Compatible - Supports SPI Modes 0 (0,0) and 3 (1,1)• Low-voltage Operation - Vcc = 1.8V to 5.5V• Low power CMOS - Active current less ...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Symbol | Parameter | Value | Unit |
VS | Supply Voltage | -0.5 to + 6.5 | V |
VP | Voltage on Any Pin | 0.5 to Vcc + 0.5 | V |
TBIAS | Temperature Under Bias | 55 to +125 | |
TSTG | Storage Temperature | 65 to +150 | |
IOUT | Output Current | 5 | mA |
Notes:
1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent
damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
The IS25C02 and IS25C04 are electrically erasable PROM devices that use the Serial Peripheral Interface (SPI) for communications. The IS25C02 is 2Kbit (256x 8) and the IS25C04 is 4Kbit (512x 8). The IS25C02/04 EEPROMs are offered in a wide operating voltage range of 1.8V to 5.5V to be compatible with most application voltages. ISSI designed the IS25C02/ 04 to be an efficient SPI EEPROM solution. The devices are packaged in 8-pin PDIP, 8-pin SOIC, and 8- pin TSSOP.
The functional features of the IS25C02/04 allow them to be among the most advanced serial non-volatile memories available. Each device has a Chip-Select (CS) pin, and a 3-wire interface of Serial Data In (SI), Serial Data Out (SO), and Serial Clock (SCK). While the 3-wire interface of the IS25C02/04 provides for high-speed access, a HOLD pin allows the memories to ignore the interface in a suspended state; later the HOLD pin reactivates communication without re-initializing the serial sequence. A Status Register facilitates a flexible write protection mechanism, and a device-ready bit (RDY).