Features: • 240-Pin PC24200 and PC23200 DDR2 SDRAM memory modules.• 256M *72 module organization and 256M * 4 chip organization• Standard Double-Data-Rate-Two Synchronous DRAMs (DDR2 SDRAM) with a single + 1.8 V (± 0.1 V) powersupply• 2 GB Built with 1Gbit DDR2 SDRAMs in P...
HYS72T256000ER5B: Features: • 240-Pin PC24200 and PC23200 DDR2 SDRAM memory modules.• 256M *72 module organization and 256M * 4 chip organization• Standard Double-Data-Rate-Two Synchronous DRAMs (D...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Features: • 184-pin Registered 8-Byte Dual-In-Line DDR-I SDRAM Module for PC and Server main...
Symbol | Parameter |
Rating |
Unit | Note | |
Min. | Max. | ||||
VDD | Voltage on VDD pin relative to VSS |
-1.0 |
+2.3 | V | 1) |
VDDQ | Voltage on VDDQ pin relative to VSS |
-0.5 |
+2.3 | V | 1)2) |
VDDL | Voltage on VDDL pin relative to VSS | -0.5 | +2.3 | V | 1)2) |
VIN,VOUT | Voltage on any pin relative to VSS | -0.5 | +2.3 | V | 1) |
TSTG | Storage Temperature | -55 | +100 | 1)2) |
1) When VDD and VDDQ and VDDL are less than 500 mV; VREF may be equal to or less than 300 mV.
2) Storage Temperature is the case surface temperature on the center/top side of the DRAM.
Attention: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to
the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
The QIMONDA HYS72T256000ER5B module family are Registered DIMM modules "RDIMMs" with 30 mm height based on DDR2 technology. DIMMs are available ECC modules in 256M * 72 (2 GB) organization and density, intended for mounting into 240-pin connector sockets.
The memory array of the HYS72T256000ER5B is designed with 1-Gbit Double-Data-Rate- Two (DDR2) Synchronous DRAMs. All control and address signals are re-driven on the DIMM using register devices and a PLL for the clock distribution. This reduces capacitive loading to the system bus, but adds one cycle to the SDRAM timing. Decoupling capacitors of the HYS72T256000ER5B are mounted on the PCB board. The DIMMs feature serial presence detect based on a serial E2PROM device using the 2-pin I2C protocol. The first 128 bytes are programmed with configuration data and are write protected; the second 128 bytes are available to the customer.