Features: • 1GB (128M x 64) Unbuffered DDR2 SO - DIMM based on 128Mx8 DDR2 DDP SDRAMs• JEDEC standard Double Data Rate2 Synchronous DRAMs (DDR2 SDRAMs) with 1.8V +/- 0.1V Power Supply• All inputs and outputs are compatible with SSTL_1.8 interface• OCD (Off-Chip Driver Imped...
HYMP112S64(L)MP8: Features: • 1GB (128M x 64) Unbuffered DDR2 SO - DIMM based on 128Mx8 DDR2 DDP SDRAMs• JEDEC standard Double Data Rate2 Synchronous DRAMs (DDR2 SDRAMs) with 1.8V +/- 0.1V Power Supply...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Features: • 1GB (128M x 72) Registered DDR2 DIMM based on 128Mx4 DDR2 SDRAMs• JEDEC st...
Features: • 1GB (128M x 72) Registered DDR2 DIMM based on 128Mx4 DDR2 SDRAMs• JEDEC st...
Features: • JEDEC standard Double Data Rate2 Synchrnous DRAMs (DDR2 SDRAMs) with 1.8V +/- 0....
Parameter |
Symbol |
Value |
Unit |
Note |
Operating temperature(ambient) |
TOPR |
0 ~ +55 |
oC |
1 |
DRAM Component Case Temperature Range |
TCASE |
0 ~+95 |
oC |
2 |
Operating Humidity(relative) |
HOPR |
10 to 90 |
% |
1 |
Storage Temperature |
TSTG |
-50 ~ +100 |
oC |
1 |
Storage Humidity(without condensation) |
HSTG |
5 to 95 |
oC |
1 |
Barometric Pressure(operating & storage) |
PBAR |
105 to 69 |
K Pascal |
1,3 |
Hynix HYMP112S64(L)MP8 series is unbuffered 200-pin double data rate 2 Synchronous DRAM Small Outline Dual In-Line Memory Modules (DIMMs) which are organized as 128Mx64 high-speed memory arrays. Hynix HYMP112S64MP8 series consists of eight 128Mx8 DDR2 SDRAMs in 63 ball FBGA Dual Die Pacakge(DDP)s. Hynix HYMP112S64MP8 series provide a high performance 8-byte interface in 67.60mm X 30.00mm form factor of industry standard. It is suitable for easy interchange and addition.
Hynix HYMP112S64(L)MP8 series is designed for high speed and offers fully synchronous operations referenced to both rising and falling edges of differential clock inputs. While all addresses and control inputs are latched on the rising edges of the clock, Data, Data strobes and Write data masks inputs are sampled on both rising and falling edges of it. The data paths are internally pipelined and 4- bit prefetched to achieve very high bandwidth. All input and output voltage levels are compatible with SSTL_1.8. High speed frequencies, programmable latencies and burst lengths allow variety of device operation in high performance memory system.
Hynix HYMP112S64(L)MP8 series incorporates SPD(serial presence detect). Serial presence detect function is plemented via a serial 2,048-bit EEPROM. The first 128 bytes of serial PD data are programmed by Hynix to identify DIMM type, capacity and other the information of DIMM and the last 128 bytes are available to the customer.