HYB 39S256400T

• Fully Synchronous to Positive Clock Edge
• 0 to 70 °C operating temperature
• Four Banks controlled by BA0 & BA1
• Programmable CAS Latency: 2, 3, 4
• Programmable Wrap Sequence: Sequential or Interleave
• Programmable Burst Length:
  1, 2, 4, 8
• Multiple Burst Read with Single Write Operation
• Automatic and Controlled Precharge Command
• Data Mask for Read/Write control (´ 4, ´ 8)
• Data Mask for byte control (´ 16)
• Auto Refresh (CBR) and Self Refresh
• Suspend Mode and Power Down Mode
• 8192 refresh cycles/64 ms 7,8 m
• Random Column Address every CLK (1-N Rule)
• Single 3.3 V ± 0.3 V Power Supply
• LVTTL Interface versions
• Plastic Packages:
   P-TSOPII-54 400mil width (´ 4, ´ 8, ´ 16)
• -8 part for PC100 2-2-2 operation
   -8B part for PC100 3-2-3 operation
   -10 part for PC66 2-2-2 operation

The HYB 39S256400T are four bank Synchronous DRAM's organized as 4 banks * 16 MBit * 4, 4 banks * 8 MBit * 8 and 4 banks * 4 MBit * 16 respectively. These synchronous devices achieve high speed data transfer rates for  CAS latencies by employing a chip architecture that prefetches multiple bits and then synchronizes the output data to a system clock.

The chip HYB 39S256400T is fabricated with SIEMENS' advanced 256 MBit DRAM process technology.

The device HYB 39S256400T is designed to comply with all JEDEC standards set for synchronous DRAM products, both electrically and mechanically. All of the control, address, data input and output circuits are synchronized with the positive edge of an externally supplied clock.

Operating the four memory banks in an interleave fashion allows random access operation to occur at higher rate than is possible with standard DRAMs. A sequential and gapless data rate of is possible depending on burst length,  CAS latency and speed grade of the device HYB 39S256400T.

Auto Refresh (CBR) and Self Refresh operation are supported. These devices HYB 39S256400T operates with a
single 3.3 V± 0.3 V power supply and are available in TSOPII packages.