HYB 39S128400

The HYB 39S128400/800/160CT are four bank Synchronous DRAM's organized as 4 banks * 8MBit x4, 4 banks * 4MBit x8 and 4 banks * 2Mbit x16 respectively. These synchronous devices achieve high speed data transfer rates by employing a chip architecture that prefetches multiple bits and then synchronizes the output data to a system clock. The chip is fabricated using the Infineon advanced 0.17 micron process technology.

The device HYB 39S128400 is designed to comply with all industry standards set for synchronous DRAM products, both electrically and mechanically. All of the control, address, data input and output circuits are synchronized with the positive edge of an externally supplied clock.

Operating the four memory banks in an interleave fashion allows random access operation to occur at a higher rate than is possible with standard DRAMs. A sequential and gapless data rate is possible depending on burst length,  CAS latency and speed grade of the device HYB 39S128400.

Auto Refresh (CBR) and Self Refresh operation are supported. These devices HYB 39S128400 operate with a single 3.3 V ± 0.3 V power supply and are available in TSOPII packages.