Features: • VDD, VDDQ = 2.5V +/- 0.2V• All inputs and outputs are compatible with SSTL_2 interface• Fully differential clock inputs (CK, /CK) operation• Double data rate interface• Source synchronous - data transaction aligned to bidirectional data strobe (DQS)•...
HY5DU28422B(L)T: Features: • VDD, VDDQ = 2.5V +/- 0.2V• All inputs and outputs are compatible with SSTL_2 interface• Fully differential clock inputs (CK, /CK) operation• Double data rate inte...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Features: • The Hynix HY5DS113222FM(P) guarantee until 166MHz speed at DLL_off conditionR...
Features: The Hynix HY5DS283222BF(P) guarantee until 166MHz speed at DLL_off condition1.8V VDD and...
Features: The Hynix HY5DS283222BF(P) guarantee until 166MHz speed at DLL_off condition1.8V VDD and...
Parameter |
Symbol |
Rating |
Unit |
Ambient Temperature |
TA |
0 ~ 70 |
|
Storage Temperature |
TSTG |
-55 ~ 125 |
|
Voltage on Any Pin relative to VSS |
VIN, VOUT |
-0.5 ~ 3.6 |
V |
Voltage on VDD relative to VSS |
VDD |
-0.5 ~ 3.6 |
V |
Voltage on VDDQ relative to VSS |
VDDQ |
-0.5 ~ 3.6 |
V |
Output Short Circuit Current |
IOS |
50 |
mA |
Power Dissipation |
PD |
1 |
W |
Soldering Temperature - Time |
TSOLDER |
260 ⋅ 20 |
.sec |
The Hynix HY5DU28422B(L)T and HY5DU28822B(L)T are a 134,217,728-bit CMOS Double Data Rate(DDR )Synchronous DRAM, ideally suited for the main memory applications which requires large memory density and high bandwidth.
The Hynix 128Mb DDR SDRAMs HY5DU28422B(L)T offer fully synchronous operations referenced to both rising and falling edges of the clock. While all addresses and control inputs are latched on the rising edges of the CK (falling edges of the /CK), Data, Data strobes and Write data masks inputs are sampled on both rising and falling edges of it. The data paths are internally pipelined and 2-bit prefetched to achieve very high bandwidth. All input and output voltage levels are compatible with SSTL_2.