Features: • The Hynix HY5DS113222FM(P) guarantee until 166MHz speed at DLL_off condition• 1.8V VDD and VDDQ wide range max power supply• All inputs and outputs are compatible with SSTL_2 interface• 12mm x 12mm, 144ball FBGA with 0.8mm pin pitch• Fully differential clo...
HY5DS113222FM: Features: • The Hynix HY5DS113222FM(P) guarantee until 166MHz speed at DLL_off condition• 1.8V VDD and VDDQ wide range max power supply• All inputs and outputs are compatible with ...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Features: The Hynix HY5DS283222BF(P) guarantee until 166MHz speed at DLL_off condition1.8V VDD and...
Features: The Hynix HY5DS283222BF(P) guarantee until 166MHz speed at DLL_off condition1.8V VDD and...
Features: • The Hynix HY5DS573222F(P) guarantee until 166MHz speed at DLL_off condition̶...
Parameter |
Symbol |
Rating |
Unit |
Ambient Temperature |
TA |
0 ~ 70 |
|
Storage Temperature |
TSG |
-55 ~ 125 |
|
Voltage on Any Pin relative to VSS |
VT |
-0.5 ~ Vcc + 0.5 (Max 4.6V) |
V |
Voltage on VDD relative to VSS |
VCC |
-0.5 ~ 4.6 |
V |
Short Circuit Output Current |
IOUT |
50 |
mA |
Power Dissipation |
PT |
1 |
W |
The Hynix HY5DS113222FM(P) is a 536,870,912-bit CMOS Double Data Rate(DDR) Synchronous DRAM which consists of two 256Mbit(x32) - Multi-chip-, ideally suited for the point-to-point applications which requires high bandwidth.
The Hynix 16Mx32 DDR SDRAMs HY5DS113222FM offer fully synchronous operations referenced to both rising and falling edges of the clock. While all addresses and control inputs are latched on the rising edges of the CK (falling edges of the /CK), Data, Data strobes and Write data masks inputs are sampled on both rising and falling edges of it. The data paths are internally pipelined and 2-bit prefetched to achieve very high bandwidth. All input and output voltage levels are compatible with SSTL_2.