HY5DS113222FM

Features: • The Hynix HY5DS113222FM(P) guarantee until 166MHz speed at DLL_off condition• 1.8V VDD and VDDQ wide range max power supply• All inputs and outputs are compatible with SSTL_2 interface• 12mm x 12mm, 144ball FBGA with 0.8mm pin pitch• Fully differential clo...

product image

HY5DS113222FM Picture
SeekIC No. : 004368271 Detail

HY5DS113222FM: Features: • The Hynix HY5DS113222FM(P) guarantee until 166MHz speed at DLL_off condition• 1.8V VDD and VDDQ wide range max power supply• All inputs and outputs are compatible with ...

floor Price/Ceiling Price

Part Number:
HY5DS113222FM
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/11/4

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

• The Hynix HY5DS113222FM(P) guarantee until 166MHz speed at DLL_off condition
• 1.8V VDD and VDDQ wide range max power supply
• All inputs and outputs are compatible with SSTL_2 interface
• 12mm x 12mm, 144ball FBGA with 0.8mm pin pitch
• Fully differential clock inputs (CK, /CK) operation
• The signals of Chip select control the each chip with CS0 and CS1, individually.
• Double data rate interface
• Source synchronous - data transaction aligned to bidirectional data strobe (DQS0 ~ DQS3)
• Data outputs on DQS edges when read (edged DQ) Data inputs on DQS centers when write (centered DQ)
• Data(DQ) and Write masks(DM) latched on the both rising and falling edges of the data strobe
• All addresses and control inputs except Data, Data strobes and Data masks latched on the rising edges of the clock
• Write mask byte controls by DM (DM0 ~ DM3)
• Programmable /CAS Latency 5, 4 supported
• Programmable Burst Length 2 / 4 / 8 with both sequential and interleave mode
• Internal 4 bank operations with single pulsed /RAS
• tRAS Lock-Out function supported
• Auto refresh and self refresh supported
• 4096 refresh cycles / 32ms (Both chips do refresh operation, simultaneously) 
• Half strength and Matched Impedance driver option controlled by EMRS



Specifications

Parameter
Symbol
Rating
Unit
Ambient Temperature
TA
0 ~ 70
Storage Temperature
TSG
-55 ~ 125
Voltage on Any Pin relative to VSS
VT
-0.5 ~ Vcc + 0.5
(Max 4.6V)
V
Voltage on VDD relative to VSS
VCC
-0.5 ~ 4.6
V
Short Circuit Output Current
IOUT
50
mA
Power Dissipation
PT
1
W
Note : Operation at above absolute maximum rating can adversely affect device reliability


Description

The Hynix HY5DS113222FM(P) is a 536,870,912-bit CMOS Double Data Rate(DDR) Synchronous DRAM which consists of two 256Mbit(x32) - Multi-chip-, ideally suited for the point-to-point applications which requires high bandwidth.

The Hynix 16Mx32 DDR SDRAMs HY5DS113222FM offer fully synchronous operations referenced to both rising and falling edges of the clock. While all addresses and control inputs are latched on the rising edges of the CK (falling edges of the /CK), Data, Data strobes and Write data masks inputs are sampled on both rising and falling edges of it. The data paths are internally pipelined and 2-bit prefetched to achieve very high bandwidth. All input and output voltage levels are compatible with SSTL_2.




Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
Audio Products
Transformers
Test Equipment
Cables, Wires - Management
Resistors
View more