HY5DU121622A

Features: • VDD, VDDQ = 2.5V +/- 0.2V• All inputs and outputs are compatible with SSTL_2 interface• Fully differential clock inputs (CK, /CK) operation • Double data rate interface• Source synchronous - data transaction aligned to bidirectional data strobe (DQS)•...

product image

HY5DU121622A Picture
SeekIC No. : 004368276 Detail

HY5DU121622A: Features: • VDD, VDDQ = 2.5V +/- 0.2V• All inputs and outputs are compatible with SSTL_2 interface• Fully differential clock inputs (CK, /CK) operation • Double data rate int...

floor Price/Ceiling Price

Part Number:
HY5DU121622A
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/11/24

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

• VDD, VDDQ = 2.5V +/- 0.2V
• All inputs and outputs are compatible with SSTL_2 interface
• Fully differential clock inputs (CK, /CK) operation
• Double data rate interface
• Source synchronous - data transaction aligned to bidirectional data strobe (DQS)
• x16 device has two bytewide data strobes (UDQS,LDQS) per each x8 I/O
• Data outputs on DQS edges when read (edged DQ)Data inputs on DQS centers when write (centered DQ)
• On chip DLL align DQ and DQS transition with CK transition
• DM mask write data-in at the both rising and falling edges of the data strobe
• All addresses and control inputs except data, data strobes and data masks latched on the rising edges of the clock
• Programmable /CAS latency 2 / 2.5/ 3 supported
• Programmable burst length 2 / 4 / 8 with both sequential and interleave mode
• Internal four bank operations with single pulsed /RAS
• Auto refresh and self refresh supported
• tRAS lock out function supported
• 8192 refresh cycles / 64ms
• JEDEC standard 400mil 66pin TSOP-II with 0.65mm pin pitch
• Full and Half strength driver option controlled by EMRS



Pinout

  Connection Diagram


Specifications

Parameter
Symbol
Rating
Unit
Ambient Temperature
TA
0 ~ 70
Storage Temperature
TSTG
-55 ~ 125
Voltage on Any Pin relative to VSS
VIN, VOUT
-0.5 ~ 3.6
V
Voltage on VDD relative to VSS
VDD
-0.5 ~ 3.6
V
Voltage on VDDQ relative to VSS
VDDQ
-0.5 ~ 3.6
V
Output Short Circuit Current
IOS
50
mA
Power Dissipation
PD
1
W
Soldering Temperature Þ Time
TSOLDER
260 Þ 10
Þ sec
Note : Operation at above absolute maximum rating can adversely affect device reliability


Description

The HY5DU12422A(L)T, HY5DU12822A(L)T and HY5DU121622A(L)T are a 536,870,912-bit CMOS Double Data Rate(DDR) Synchronous DRAM, ideally suited for the main memory applications which requires large memory density and high bandwidth.

This Hynix 512Mb DDR SDRAMs HY5DU121622A offer fully synchronous operations referenced to both rising and falling edges of the clock. While all addresses and control inputs are latched on the rising edges of the CK (falling edges of the /CK), Data, Data strobes and Write data masks inputs are sampled on both rising and falling edges of it. The data paths are internally pipelined and 2-bit prefetched to achieve very high bandwidth. All input and output voltage levels are compatible with SSTL_2.




Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
Isolators
Circuit Protection
Static Control, ESD, Clean Room Products
Tapes, Adhesives
803
Programmers, Development Systems
View more