Features: · Access time : 70, 85, 120, 150 ns· High-density design : 8Mbit Design· Battery internally isolated until power is applied· Industry-standard 36-pin 1,024K x 8 pinout· Unlimited write cycles· Data retention in the absence of VCC· 10-years minimum data retention in absence of power· Auto...
HMN1M8D: Features: · Access time : 70, 85, 120, 150 ns· High-density design : 8Mbit Design· Battery internally isolated until power is applied· Industry-standard 36-pin 1,024K x 8 pinout· Unlimited write cyc...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
PARAMETER | SYMBOL | RATING | CONDITIONS |
DC voltage applied on VCC relative to VSS | VCC | -0.3V to 7.0V | |
DC Voltage applied on any pin excluding VCC relative to VSS |
VT | -0.3V to 7.0V | VT VCC+0.3 |
Operating temperature | TOPR | 0 to 70°C | Commercial Temp |
-40 to 85°C | Industrial Temp | ||
Storage temperature | TSTG | -40°C to 70°C | |
Temperature under bias | TBIAS | -10°C to 70°C | |
Soldering temperature | TSOLDER | 260°C | For 10 second |
The HMN1M8D Nonvolatile SRAM is a 8,388,608-bit static RAM organized as 1,048,576 bytes by 8 bits.
The HMN1M8D has a self-contained lithium energy source provide reliable non-volatility coupled with the unlimited rite cycles of standard SRAM and integral control circuitry which constantly monitors the single 5V supply for an out- ftolerance condition. When such a condition occurs, the lithium energy source is automatically switched on to sustain the emory until after VCC returns valid and write protection is unconditionally enabled to prevent garbled data. In ddition the SRAM is unconditionally write-protected to prevent an inadvertent write operation. At this time the integral energy source is switched on to sustain the memory until after VCC returns valid.
The HMN1M8D uses extremely low standby current CMOS SRAM's, coupled with small lithium coin cells to provide onvolatility without long write-cycle times and the write-cycle limitations associated with EEPROM.