Features: • Monolithic CMOS technology
• 3.3V operation
• Exceptionally low power
• On-chip message buffering
• Selectable master clock frequency
• Dual differential 1553 bus transceivers
• Bus Controller / Remote Terminal / Monitor Terminal operating modes
• Compliant to MIL-STD-1553B Notice 2 and MIL-STD-1760 Stores ManagementApplication·Flight Control and Monitoring
·ECCM Interfaces
·Test Equipment
·Sensor Interfaces
·InstrumentationPinout
Specifications
| Voltage Range (Vdd) |
-0.3 V to +5 V |
| Logic input voltage range |
-0.3 V DC to +3.6 V |
| Receiver differential voltage |
10 Vp-p |
| Driver peak output current |
+1.0 A |
| Power dissipation at 25 |
1.0 W |
| Solder Temperature |
275 for 10 sec. |
| Junction Temperature |
175 |
| Storage Temperature |
-65 to +150 |
NOTE: Stresses above absolute maximum ratings or outside recommended operating
conditions may cause permanent damage to the device. These are stress ratings only.
Operation at the limits is not recommended.
DescriptionThe HI-6110 is a CMOS integrated circuit implementing the MIL-STD-1553 (1553) data communications protocol between a host processor and a dual redundant 1553 data bus. The single chip architecture has a digital section containing all necessary logic and memory to process and store the command and data words for one complete 1553 message. The analog section includes dual transceivers coupled to the 1553 buses through external current mode transformers. The device is available in an industry standard 64-pin 9mmsquare LPCC package, making it the smallest dual redundant 1553 interface product on the market.
The HI-6110 may be configured as a Bus Controller (BC), a Remote Terminal (RT), a Monitor Terminal (MT), or a MonitorTerminal with assignedRTaddress. 16-bit registers store incoming and outgoing Command, Status and Data words. Using two 32-word data FIFOs, the HI-6110 can store the maximum number of 1553 words occurring in any message. For messages with transmitted data words, data may be written in advance or on-the-fly. Received data can be retrieved on-the-fly or all at once after the Valid Message flag is asserted.
BC message sequences are initiated by a rising edge on the BCSTART input, or a 0 to 1 transition at the BCSTART bit in the Control Register. All RT command responses are automatically initiated after a valid Command Word is received. Each HI-6110 bus has a dedicated Manchester encoder and analog transformer driver. Each driver dissipates less than 200 mWof on-chip power at 100% duty cycle.
Each bus receiver has a dedicated Manchester decoder. In BC mode, a RCV signal indicates when valid 1553 words are received. In RT/MT modes, RCV indicates a valid command received, while the 1553 command decoder updates a Message register so the external controller can identify command type and respond appropriately. Guaranteed by design, the HI-6110 cannot generate messages exceeding 660uS, the duration of a Command or StatusWord plus 32 contiguous data words.
The external host controller reads and writes a simplified register structure in the HI-6110 over a 16-bit parallel bus. The system designer has flexibility over many aspects of configuration. Control and status monitoring can be done in hardware (by reading/writing control pins) or in software (by reading/writing register bits).
HI-6110 Data Sheet
