Features: • Transparent, Extended Ribbon Cable Replacement
• Implemented in a Low Cost Aluminum M-Quad 80 Package
• High-Speed Serial Rate 150-1500 MBaud
• Standard TTL Interface 16, 17, 20, or 21 Bits Wide
• Reliable Monolithic Silicon Bipolar Implementation
• On-Chip Phase-Locked Loops
- Transmit Clock Generation
- Receive Clock ExtractionApplication• Backplane/Bus Extender
• Video, Image Acquisition
• Point to Point Data Links
• Implement SCI-FI Standard
• Implement Serial HIPPI SpecificationPinout
Specifications
| SYMBOL |
Parameter |
Units |
MIN |
MAX |
| VCC |
Supply Voltage |
V |
-0.5 |
7.0 |
| VIN,TTL |
TTL Input Voltage |
V |
-0.7 |
VCC + 0.5 |
| VIN,HS_IN |
HS_IN Input Voltage |
V |
VCC - 2.0 |
VCC + 0.5 |
| IO,TTL |
TTL Output Source Current |
mA |
|
13 |
| TSTG |
TTL Output Source Current |
°C |
-40 |
+130 |
| Tj |
Junction Temperature |
°C |
-40 |
+130 |
| Tmax |
Maximum Assembly Temperature (for 10 seconds maximum) |
°C |
|
+260 |
DescriptionThe HDMP-1022 transmitter and the HDMP-1024 receiver are used to build a high-speed data link for point-to-point communication. The HDMP-1022 monolithic silicon bipolar transmitter chip and receiver chip are each provided in a standard aluminum M-Quad 80 package.
From the user's viewpoint, these products can be thought of as providing a "virtual ribbon cable" interface for the transmission of data. Parallel data (a frame) loaded into the Tx (transmitter) chip is delivered to the HDMP-1022 Rx (receiver) chip over a serial channel, which can be either a coaxial copper cable or optical link.
The HDMP-1022 chip set hides from the user all the complexity of encoding, multiplexing, clock extraction, demultiplexing and decoding. Unlike other links, the phaselocked- loop clock extraction circuit also transparently provides for frame synchronizationthe user is not troubled with the periodic insertion of frame synchronization words. In addition, the dc balance of the line code is automatically maintained by the chip set. Thus, the user can transmit arbitrary data without restriction.
The HDMP-1022 Rx chip also includes a state-machine controller (SMC) that provides a startup handshake protocol for the duplex link configuration. The serial data rate of the T/R link is selectable in four ranges (see tables on page 5), and extends from 120 Mbits/s up to 1.25 Gbits/s. The parallel data interface is 16 or 20 bit TTL, pin selectable. A flag bit is available and can be used as an extra 17th or 21st bit under the user's control.
The flag bit can also be used as an even or odd frame indicator for dual-frame transmission. If not used, the link performs expanded error detection. The serial link is synchronous, and both frame synchronization and bit synchronization are maintained. When data is not available to send, the link maintains synchronization by transmitting fill frames. Two (training) fill frames are reserved for handshaking during link startup. User control space is also supported. If Control Available is asserted at the Tx chip, the least significant 14 or 18 bits of the data are sent and the Rx Control Available line will indicate the data as a Control Word. HDMP-1022 is the intention of this data sheet to provide the design engineer all of the information regarding the HDMP-1022/1024 chipset necessary to design this product into their application. To assist you in using this data sheet, the following Table of Contents is provided.
HDMP-1022 Data Sheet
