Features: ` THREE STATE OUTPUTS` INPUT DISABLE WITHOUT GATING THE CLOCK` GATED OUTPUT CONTROL LINES FOR ENABLING OR DISABLING THE OUTPUTS` BUFFERED INPUTS AND OUTPUTS` QUIESCENT CURRENT SPECIFIED UP TO 20V` 5V, 10V AND 15V PARAMETRIC RATINGS` INPUT LEAKAGE CURRENT II = 100nA (MAX) AT VDD = 18V TA ...
HCF4076B: Features: ` THREE STATE OUTPUTS` INPUT DISABLE WITHOUT GATING THE CLOCK` GATED OUTPUT CONTROL LINES FOR ENABLING OR DISABLING THE OUTPUTS` BUFFERED INPUTS AND OUTPUTS` QUIESCENT CURRENT SPECIFIED UP...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Symbol |
Parameter |
Value |
Unit |
VDD |
Supply Voltage |
-0.5 to +22 |
V |
VI |
DC Input Voltage |
-0.5 to VDD + 0.5 |
V |
II |
DC Input Current |
± 10 |
mA |
PD |
Power Dissipation per Package |
200 |
mW |
Power Dissipation per Output Transistor |
100 |
mW | |
Top |
Operating Temperature |
-55 to +125 |
|
Tstg |
Storage Temperature |
-65 to +150 |
HCF4076B is a monolithic integrated circuit fabricated in Metal Oxide Semiconductor technology available in DIP and SOP packages. HCF4076B is a four bit register consisting of D-TYPE flip-flops that feature three state outputs. Data Disable inputs are provided to control the entry of data into the flip-flops. When both Data Disable inputs are low, data at the D inputs are loaded into their respective flip-flops on the next positive transition of the clock input. Output Disable inputs are also provided. When the Output Disable inputs are both low, the normal logic states of the four outputs are available to the load. The outputs are disabled independently of the clock by a high logic level at either Output Disable input, and present a high impedance.