Features: · MEDIUM SPEED OPERATION :12 MHz (Typ.) At VDD = 10V· FULLY STATIC OPERATION· 8 MASTER-SLAVE FLIP-FLOPS PLUS OUTPUT BUFFERING AND CONTROL GATING· QUIESCENT CURRENT SPECIFIED UP TO 20V· 5V, 10V AND 15V PARAMETRIC RATINGS· INPUT LEAKAGE CURRENT II= 100nA (MAX) AT VDD =18VTA = 25°C· 100% TE...
HCF4014B: Features: · MEDIUM SPEED OPERATION :12 MHz (Typ.) At VDD = 10V· FULLY STATIC OPERATION· 8 MASTER-SLAVE FLIP-FLOPS PLUS OUTPUT BUFFERING AND CONTROL GATING· QUIESCENT CURRENT SPECIFIED UP TO 20V· 5V,...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
· MEDIUM SPEED OPERATION :12 MHz (Typ.) At VDD = 10V
· FULLY STATIC OPERATION
· 8 MASTER-SLAVE FLIP-FLOPS PLUS OUTPUT BUFFERING AND CONTROL GATING
· QUIESCENT CURRENT SPECIFIED UP TO 20V
· 5V, 10V AND 15V PARAMETRIC RATINGS
· INPUT LEAKAGE CURRENT II= 100nA (MAX) AT VDD =18VTA = 25°C
· 100% TESTED FOR QUIESCENT CURRENT
· MEETS ALL REQUIREMENTS OF JEDEC JESD13B " STANDARD SPECIFICATIONS FOR DESCRIPTION OF B SERIES CMOS DEVICES"
Symbol | Parameter² | Value | Unit |
VDD | Supply Voltage | -0.5 to +22 | V |
VI | DC Input Voltage | -0.5 to VDD + 0.5 | V |
II | DC Input Current | ± 10 | mA |
PD | Power Dissipation per Package | 200 | mW |
Power Dissipation per Output Transistor | 100 | mW | |
Top | Operating Temperature | -55 to +125 | |
Tstg | Storage Temperature | -65 to +150 |
Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied.
All voltage values are referred to VSS pin voltage.
The HCF4014B is a monolithic integrated circuit fabricated in Metal Oxide Semiconductor technology available in DIP and SOP packages.
This HCF4014B is an 8-stage parallel or serial input/serial output register having common CLOCK and PARALLEL/SERIAL CONTROL inputs, a single SERIAL data input, and individual parallel "JAM"inputs to each register stage. Each register stage is a D-type, master-slave flip-flop in addition to an output from stage 8, "Q" outputs are also available from stages 6 and 7. Parallel as well as serial entry is made into the register synchronously with the positive clock line transition. In this device,entry is controlled by the PARALLEL/SERIAL CONTROL input. When the PARALLEL/SERIAL CONTROL input is low, data is serially shifted into the 8-stage register synchronously with the positive transition of he clock line. When the PARALLEL/SERIAL CONTROL input is high, data is jammed into the 8-stage register via the parallel input lines and synchronous with the positive transition of the clock line.