Features: • Simultaneous Read and Write SigmaCIO™ Interface• Common I/O bus• JEDEC-standard pinout and package• Double Data Rate interface• Byte Write (x36 and x18) and Nybble Write (x8) function• Burst of 2 Read and Write• 1.8 V +100/100 mV core pow...
GS8342T08: Features: • Simultaneous Read and Write SigmaCIO™ Interface• Common I/O bus• JEDEC-standard pinout and package• Double Data Rate interface• Byte Write (x36 and x1...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Features: •FT pin for user-configurable flow through or pipeline operation• Single Cyc...
Symbol | Description | Value | Unit |
VDD VDDQ VREF VI/O VIN IIN IOUT TJ TSTG |
Voltage on VDD Pins Voltage in VDDQ Pins Voltage in VREF Pins Voltage on I/O Pins Voltage on Other Input Pins Input Current on Any Pin Output Current on Any I/O Pin Maximum Junction Temperature Storage Temperature |
0.5 to 2.9 0.5 to VDD 0.5 to VDDQ 0.5 to VDDQ +0.5 ( 2.9 V max.) 0.5 to VDDQ +0.5 ( 2.9 V max.) +/100 +/100 125 55 to 125 |
V V V V V mA dc mA dc °C °C |
The GS8342T08/09/18/36E are built in compliance with the SigmaCIO DDR-II SRAM pinout standard for Common I/O synchronous SRAMs. They are 37,748,736-bit (36Mb) SRAMs. The GS8342T08/09/18/36E SigmaCIO SRAMs are just one element in a family of low power, low voltage HSTL I/O SRAMs designed to operate at the speeds needed to implement economical high performance networking systems.