GS8342T08

Features: • Simultaneous Read and Write SigmaCIO™ Interface• Common I/O bus• JEDEC-standard pinout and package• Double Data Rate interface• Byte Write (x36 and x18) and Nybble Write (x8) function• Burst of 2 Read and Write• 1.8 V +100/100 mV core pow...

product image

GS8342T08 Picture
SeekIC No. : 004356043 Detail

GS8342T08: Features: • Simultaneous Read and Write SigmaCIO™ Interface• Common I/O bus• JEDEC-standard pinout and package• Double Data Rate interface• Byte Write (x36 and x1...

floor Price/Ceiling Price

Part Number:
GS8342T08
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/11/23

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

• Simultaneous Read and Write SigmaCIO™ Interface
• Common I/O bus
• JEDEC-standard pinout and package
• Double Data Rate interface
• Byte Write (x36 and x18) and Nybble Write (x8) function
• Burst of 2 Read and Write
• 1.8 V +100/100 mV core power supply
• 1.5 V or 1.8 V HSTL Interface
• Pipelined read operation with self-timed Late Write
• Fully coherent read and write pipelines
• ZQ pin for programmable output drive strength
• IEEE 1149.1 JTAG-compliant Boundary Scan
• 165-bump, 15 mm x 17 mm, 1 mm bump pitch BGA package
• RoHS-compliant 165-bump BGA package available
• Pin-compatible with present 9Mb and 18Mb and future 72Mb and 144Mb devices



Specifications

Symbol Description Value Unit
VDD

VDDQ

VREF

VI/O

VIN

IIN

IOUT

TJ

TSTG
Voltage on VDD Pins

Voltage in VDDQ Pins

Voltage in VREF Pins

Voltage on I/O Pins

Voltage on Other Input Pins

Input Current on Any Pin

Output Current on Any I/O Pin

Maximum Junction Temperature

Storage Temperature
0.5 to 2.9

0.5 to VDD

0.5 to VDDQ

0.5 to VDDQ +0.5 ( 2.9 V max.)

0.5 to VDDQ +0.5 ( 2.9 V max.)

+/100

+/100

125

55 to 125
V

V

V

V

V

mA dc

mA dc

°C

°C
Note:
Permanent damage to the device may occur if the Absolute Maximum Ratings are exceeded. Operation should be restricted to Recommended Operating Conditions. Exposure to conditions exceeding the Recommended Operating Conditions, for an extended period of time, may affect reliability of this component.



Description

The GS8342T08/09/18/36E are built in compliance with the SigmaCIO DDR-II SRAM pinout standard for Common I/O synchronous SRAMs. They are 37,748,736-bit (36Mb) SRAMs. The GS8342T08/09/18/36E SigmaCIO SRAMs are just one element in a family of low power, low voltage HSTL I/O SRAMs designed to operate at the speeds needed to implement economical high performance networking systems.




Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
Undefined Category
Cable Assemblies
Tapes, Adhesives
803
Test Equipment
Motors, Solenoids, Driver Boards/Modules
LED Products
View more