Features: • Double Late Write mode, Pipelined Read mode• JEDEC-standard SigmaRAM™ pinout and package• 1.8 V +150/100 mV core power supply• 1.8 V CMOS Interface• ZQ controlled user-selectable output drive strength• Dual Cycle Deselect• Burst Read and ...
GS8330DW36-200: Features: • Double Late Write mode, Pipelined Read mode• JEDEC-standard SigmaRAM™ pinout and package• 1.8 V +150/100 mV core power supply• 1.8 V CMOS Interface• Z...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Features: •FT pin for user-configurable flow through or pipeline operation• Single Cyc...
Symbol | Description | Value | Unit |
VDD | Voltage on VDD Pins | 0.5 to 2.5 | V |
VDDQ | Voltage in VDDQ Pins | 0.5 to VDD | V |
VI/O | Voltage on I/O Pins | 0.5 to VDDQ + 0.5 ( 2.5 V max.) | V |
VIN | Voltage on Other Input Pins | 0.5 to VDDQ + 0.5 ( 2.5 V max.) | V |
IIN | Input Current on Any Pin | +/100 | mA dc |
IOUT | Output Current on Any I/O Pin | +/100 | mA dc |
TJ | Maximum Junction Temperature | 125 | |
TSTG | Storage Temperature | 55 to 125 |
GS8330DW36/72 SigmaRAMs are built in compliance with the SigmaRAM pinout standard for synchronous SRAMs. GS8330DW36/72 are 37,748,736-bit (36Mb) SRAMs. GS8330DW36/72 family of wide, very low voltage CMOS I/O SRAMs is designed to operate at the speeds needed to implement economical high performance networking systems.
RAMs GS8330DW36/72 are offered in a number of configurations including Late Write, Double Late Write, and Double Data Rate (DDR). The logical differences between the protocols employed by these RAMs mainly involve various approaches to write cueing and data transfer rates. The RAM™ GS8330DW36/72 GS8330DW36/72 family standard allows a user to implement the interface protocol best suited to the task at hand.