Position: Home  > All Categories> Integrated Circuits (ICs) > GS8321V18/32/36E

GS8321V18/32/36E

Features: • IEEE 1149.1 JTAG-compatible Boundary Scan• 1.8 V +10%/10% core power supply• 1.8 V I/O supply• LBO pin for Linear or Interleaved Burst mode• Internal input resistors on mode pins allow floating mode pins• Byte Write (BW) and/or Global Write (GW) oper...

product image

GS8321V18/32/36E Picture
See larger image
SeekIC No. : 004355987 Detail

GS8321V18/32/36E: Features: • IEEE 1149.1 JTAG-compatible Boundary Scan• 1.8 V +10%/10% core power supply• 1.8 V I/O supply• LBO pin for Linear or Interleaved Burst mode• Internal input ...

GS8321V18/32/36E Data Sheet

floor Price/Ceiling Price

Get Latest Price
Part Number:
GS8321V18/32/36E
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/11/23

add to my favourite

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

• IEEE 1149.1 JTAG-compatible Boundary Scan
• 1.8 V +10%/10% core power supply
• 1.8 V I/O supply
• LBO pin for Linear or Interleaved Burst mode
• Internal input resistors on mode pins allow floating mode pins
• Byte Write (BW) and/or Global Write (GW) operation
• Internal self-timed write cycle
• Automatic power-down for portable applications
• JEDEC-standard 165-bump FP-BGA package
• Pb-Free 165-bump BGA package available


Application

The GS8321V18/32/36E is a 37,748,736-bit high performance synchronous SRAM with a 2-bit burst address counter. Although of a type originally developed for Level 2 Cache applications supporting high performance CPUs, the device now finds application in synchronous SRAM applications, ranging from DSP main store to networking chip set support.




Specifications

Symbol Description Value Unit
VDD Voltage on VDD Pins 0.5 to 3.6 V
VDDQ Voltage in VDDQ Pins 0.5 to 3.6 V
VI/O Voltage on I/O Pins 0.5 to VDDQ +0.5 ( 3.6 V max.) V
VIN Voltage on Other Input Pins 0.5 to VDD +0.5 ( 3.6 V max.) V
IIN Input Current on Any Pin +/20 mA
IOUT Output Current on Any I/O Pin +/20 mA
PD Package Power Dissipation 1.5 W
TSTG Storage Temperature 55 to 125 °C
TBIAS Temperature Under Bias 55 to 125 °C

Note:
Permanent damage to the device may occur if the Absolute Maximum Ratings are exceeded. Operation should be restricted to Recommended Operating Conditions. Exposure to conditions exceeding the Absolute Maximum Ratings, for an extended period of time, may affect reliability of this component.




Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
You may also be interested in :
View more