Features: • Simultaneous Read and Write SigmaQuad™ Interface• JEDEC-standard pinout and package• Dual Double Data Rate interface• Byte Write controls sampled at data-in time• Burst of 4 Read and Write• 1.8 V +150/100 mV core power supply• 1.5 V or 1....
GS8180D18D: Features: • Simultaneous Read and Write SigmaQuad™ Interface• JEDEC-standard pinout and package• Dual Double Data Rate interface• Byte Write controls sampled at data-in...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Symbol | Description | Value | Unit |
VDD | Voltage on VDD Pins | 0.5 to 2.9 | V |
VDDQ | Voltage in VDDQ Pins | 0.5 to VDD | V |
VI/O | Voltage on I/O Pins | 0.5 to VDDQ +0.5 ( 2.9 V max.) | V |
VIN | Voltage on Other Input Pins | 0.5 to VDDQ +0.5 ( 2.9 V max.) | V |
IIN | Input Current on Any Pin | +/100 | mA dc |
IOUT | Output Current on Any I/O Pin | +/100 | mA dc |
TJ | Maximum Junction Temperature | 125 | °C |
TSTG | Storage Temperature | 55 to 125 | °C |
VREF | Voltage in VREF Pins | 0.5 to VDDQ | V |
Note:
Permanent damage to the device may occur if the Absolute Maximum Ratings are exceeded. Operation should be restricted to Recommended Operating Conditions. Exposure to conditions exceeding the Recommended Operating Conditions, for an extended period of time, may affect reliability of this component.
GS8180D18 is built in compliance with the SigmaQuad SRAM pinout standard for Separate I/O synchronous SRAMs.
GS8180D18 is 18,874,368-bit (18Mb) SRAMs. These are the first in a family of wide, very low voltage HSTL I/O SRAMs designed to operate at the speeds needed to implement economical high performance networking systems.
SigmaQuad SRAMs GS8180D18 are offered in a number of configurations.Some emulate and enhance other synchronous separate I/O SRAMs. A higher performance SDR (Single Data Rate) Burst of 2 version is also offered. The logical differences between the protocols employed by these RAMs GS8180D18 hinge mainly on various combinations of address bursting, output data registering, and write cueing. Along with the Common I/O family of SigmaRAMs, the SigmaQuad family of SRAMs allows a user to implement the interface protocol best suited to the task at hand.