Position: Home  > All Categories> Integrated Circuits (ICs) > GS816136T

GS816136T

Features: •FT pin for user-configurable flow through or pipeline operation• Single Cycle Deselect (SCD) operation• IEEE 1149.1 JTAG-compatible Boundary Scan• 2.5 V or 3.3 V +10%/10% core power supply• 2.5 V or 3.3 V I/O supply•LBO pin for Linear or Interleaved B...

product image

GS816136T Picture
See larger image
SeekIC No. : 004355821 Detail

GS816136T: Features: •FT pin for user-configurable flow through or pipeline operation• Single Cycle Deselect (SCD) operation• IEEE 1149.1 JTAG-compatible Boundary Scan• 2.5 V or 3.3 V +...

GS816136T Data Sheet

floor Price/Ceiling Price

Get Latest Price
Part Number:
GS816136T
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/12/30

add to my favourite

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

• FT pin for user-configurable flow through or pipeline operation
• Single Cycle Deselect (SCD) operation
• IEEE 1149.1 JTAG-compatible Boundary Scan
• 2.5 V or 3.3 V +10%/10% core power supply
• 2.5 V or 3.3 V I/O supply
• LBO pin for Linear or Interleaved Burst mode
• Internal input resistors on mode pins allow floating mode pins
• Default to Interleaved Pipeline mode
• Byte Write (BW) and/or Global Write (GW) operation
• Internal self-timed write cycle
• Automatic power-down for portable applications
• JEDEC-standard 100-lead TQFP 100-pin TQFP and 165-bump BGA packages
• RoHS-compliant 100-pin TQFP and 165-bump BGA packages available


Application

The GS816118B(T/D)/GS816132B(D)/GS816136B(T/D) is an 18,874,368-bit high performance synchronous SRAM with a 2-bit burst address counter. Although of a type originally developed for Level 2 Cache applications supporting high performance CPUs, the device now finds application in synchronous SRAM applications, ranging from DSP main store to networking chip set support.


Pinout

Connection Diagram




Specifications

Symbol Description Value Unit
VDD Voltage on VDD Pins 0.5 to 4.6 V
VDDQ Voltage in VDDQPins 0.5 to 4.6 V
VI/O Voltage on I/O Pins 0.5 to VDDQ+0.5  V
VIN Voltage on Other Input Pins 0.5 to VDD +0.5 V
IIN Input Current on Any Pin +/20 mA
IOUT Output Current on Any I/O Pin +/20 mA
PD Package Power Dissipation 1.5 W
TSTG Storage Temperature 55 to 125
TBIAS Temperature Under Bias 55 to 125
Note:
Permanent damage to the device may occur if the Absolute Maximum Ratings are exceeded. Operation should be restricted to Recommended Operating Conditions. Exposure to conditions exceeding the Absolute Maximum Ratings, for an extended period of time, may affect reliability of this component.


Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
You may also be interested in :
Batteries, Chargers, Holders
ICR18650-28A
ICR18650-26F/h
Filters
PICO2205A
PICO2204A
Discrete Semiconductor Products
T508N12TOF
MUR20040
Cables, Wires
821-0814-a
415-0100-150
Undefined Category
VI-B63-IU
X27 589
Sensors, Transducers
GP2Y0D340K
PAN3509DH-TXWA
View more