Features: • Register-Register Late Write mode, Pipelined Read mode• 1.8 V +150/100 mV core power supply• 1.5 V or 1.8 V HSTL Interface• ZQ controlled programmable output drivers• Dual Cycle Deselect• Fully coherent read and write pipelines• Byte write oper...
GS8150V36AB-333: Features: • Register-Register Late Write mode, Pipelined Read mode• 1.8 V +150/100 mV core power supply• 1.5 V or 1.8 V HSTL Interface• ZQ controlled programmable output driv...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Symbol | Description | Value | Unit |
VDD | Voltage on VDD Pins | 0.5 to2.5 | V |
VDDQ | Voltage in VDDQ Pins | 0.5 to VDD | V |
VI/O | Voltage on I/O Pins | 0.5 to VDDQ+0.5 ( 2.5 V max.) | V |
VIN | Voltage on Other Input Pins | 0.5 to VDDQ+0.5 (2.5 V max.) | V |
IIN | Input Current on Any Pin | +/100 | mAdc |
IOUT | Output Current on Any I/O Pin | +/100 | mAdc |
TJ | Maximum Junction Temperature | 125 | |
TSTG | Storage Temperature | 55 to 125 |
Note:
Permanent damage to the device may occur if the Absolute Maximum Ratings are exceeded. Operation should be restricted to Recommended Operating Conditions. Exposure to conditions exceeding the Recommended Operating Conditions, for an extended period of time, may affect reliability of this component.
Because GS8150V18/36A are synchronous devices, address data inputs and read/write control inputs are captured on the rising edge of the input clock. Write cycles are internally selftimed and initiated by the rising edge of the clock input. GS8150V18/36A feature eliminates complex off-chip write pulse generation required by asynchronous SRAMs and simplifies input signal timing.
GS8150V18/36A support pipelined reads utilizing a risingedge- triggered output register. They also utilize a Dual Cycle Deselect (DCD) output deselect protocol.
GS8150V18/36A are implemented with high performance HSTL technology and are packaged in a 119-bump BGA.