Features: Serial device family for configuring APEXTM II, APEX 20K (including APEX 20K, APEX 20KC, and APEX 20KE), MercuryTM, ACEX® 1K, and FLEX® (FLEX 6000, FLEX 10KE, and FLEX 10KA) devices Easy-to-use 4-pin interface to APEX II, APEX 20K, Mercury, ACEX, and FLEX devices Low current dur...
EPC1064: Features: Serial device family for configuring APEXTM II, APEX 20K (including APEX 20K, APEX 20KC, and APEX 20KE), MercuryTM, ACEX® 1K, and FLEX® (FLEX 6000, FLEX 10KE, and FLEX 10KA) devic...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Serial device family for configuring APEXTM II, APEX 20K (including APEX 20K, APEX 20KC, and APEX 20KE), MercuryTM, ACEX® 1K, and FLEX® (FLEX 6000, FLEX 10KE, and FLEX 10KA) devices
Easy-to-use 4-pin interface to APEX II, APEX 20K, Mercury, ACEX, and FLEX devices
Low current during configuration and near-zero standby current
5.0-V and 3.3-V operation
Software design support with the Altera® Quartus® II and MAX+PLUS® II development systems for Windows-based PCs as well as Sun SPARCstation, and HP 9000 Series 700/800
Programming support with Altera's Master Programming Unit (MPU) and programming hardware from Data I/O,BP Microsystems, and other manufacturers
Available in compact plastic packages (see Figures 1 and 2)
8-pin plastic dual in-line package (PDIP)
20-pin plastic J-lead chip carrier (PLCC) package
32-pin plastic thin quad flat pack (TQFP) package
100-pin plastic thin quad flat pack (TQPF) package
88-pin Ultra FineLine BGATM package
EPC2 device has reprogrammable Flash configuration memory
5.0-V and 3.3-V in-system programmability (ISP) through the built-in IEEE Std. 1149.1 Joint Test Action Group (JTAG) interface
Built-in JTAG boundary-scan test (BST) circuitry compliant with IEEE Std. 1149.1
ISP circuitry is compatible with IEEE Std. 1532 for EPC2 configuration device
Supports programming through Serial Vector Format Files (.svf), JamTM Standard Test and Programming Language (STAPL) Files (.jam), Jam STAPL Byte Code Files (.jbc), and the MAX+PLUS II software via the MasterBlasterTM, ByteBlasterMVTM, or BitBlasterTM download cable
nINIT_CONF pin allows a JTAG instruction to initiate device configuration
Can be programmed with Programmer Object Files (.pof) for EPC1 and EPC1441 devices
Available in 20-pin PLCC and 32-pin TQFP packages
Symbol |
Parameter |
Conditions |
Min |
Max |
Unit |
VCC |
Supply voltage | With respect to ground (2) |
-2.0 |
7.0 |
V |
VI |
DC input voltage | With respect to ground (2) |
-2.0 |
7.0 |
V |
IMAX |
DC VCC or ground current |
50 |
mA | ||
IOUT |
DC output current, per pin |
-25 |
25 |
mA | |
PD |
Power dissipation |
250 |
mW | ||
TSTG |
Storage temperature | No bias |
-65 |
150 |
° C |
TAMB |
Ambient temperature | Under bias |
-65 |
135 |
° C |
TJ |
Junction temperature | Under bias |
135 |
° C |
With SRAM-based devices EPC1064, configuration data must be reloaded each time the system initializes, or when new configuration data is needed. Altera configuration devices store configuration data for SRAM-based APEX II, APEX 20K, Mercury, ACEX, and FLEX devices. Table 1 lists Altera configuration devices.