DS3163

Network Controller & Processor ICs Trpl ATM/Packet PHYs for DS3/E3/STS-1

product image

DS3163 Picture
SeekIC No. : 00321853 Detail

DS3163: Network Controller & Processor ICs Trpl ATM/Packet PHYs for DS3/E3/STS-1

floor Price/Ceiling Price

Part Number:
DS3163
Mfg:
Maxim Integrated Products
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/5/19

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description

Product :
Number of Transceivers :
Data Rate :
Supply Current (Max) :
Maximum Operating Temperature :
Mounting Style :
Package / Case :
Packaging :


Features:

·Single (DS3161), Dual (DS3162), Triple (DS3163), or Quad (DS3164) ATM/Packet PHYs for DS3, E3, and Clear-Channel 52Mbps (CC52)
·Pin Compatible for Ease of Port Density Migration in the Same PC Board Platform
·Each Port Independently Configurable
·Universal PHYs Map ATM Cells and/or HDLC Packets into DS3 or E3 Data Streams
·UTOPIA L2/L3 or POS-PHY™ L2/L3 or SPI-3 Interface with 8-, 16-, or 32-Bit Bus Width
·66MHz UTOPIA L3 and POS-PHY L3 Clock
·52MHz UTOPIA L2 and POS-PHY L2 Clock
·Ports Independently Configurable for Cell or Packet Traffic in POS-PHY Bus Modes
·Direct, PLCP, DSS, and Clear-Channel Cell Mapping
·Direct and Clear-Channel Packet Mapping
·On-Chip DS3 (M23 or C-Bit) and E3 (G.751 or G.832) Framer(s)
·Ports Independently Configurable for DS3, E3 (Full or Subrate) or Arbitrary Framing Protocols Up to 52Mbps
·Programmable (Externally Controlled or Internally Finite State Machine Controlled) Subrate DS3/E3



Application

·Access Concentrators    Multiservice Access
·Platform (MSAP)
·SONET/SDH ADM
·SONET/SDH Muxes       Multiservice Protocol
·PBXs
·Platform (MSPP)
·Digital Cross Connect     ATM and Frame Relay
·Test Equipment                       Equipment
·Routers and Switches      PDH Multiplexer/
·Integrated Access                Demultiplexer
·Device (IAD)



Specifications

Voltage Range on Any Input, Bidirectional or Open Drain
Output Lead Range with Respect to VSS........-0.3V to +5.5V
Supply Voltage (VDD) Range with Respect to VSS...-0.3V to +3.63V
Ambient Operating Temperature Range  ........-40 to +85
Junction Operating Temperature Range........-40 to +125
Storage Temperature Range  .............-55 to +125
Soldering Temperature Range.See IPC/JEDEC J-STD-020 Specification.
These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time can affect device reliability. Ambient Operating Temperature Range is assuming the device is mounted on a JEDEC standard test board in a convection cooled JEDEC test enclosure.
Note: The typical values listed below are not production tested.



Description

The DS3161, DS3162, DS3163, and DS3164 (DS316x) integrate  ATM cell/HDLC packet processor(s) with DS3/E3 framer(s) to map/demap ATM cells or packets into as many as four DS3/E3 digital lines with DS3-framed, E3-framed, or clearchannel data streams on per-port basis.




Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
Motors, Solenoids, Driver Boards/Modules
Cables, Wires - Management
Power Supplies - External/Internal (Off-Board)
Sensors, Transducers
Boxes, Enclosures, Racks
View more