Features: General• High-performance, Low-power secureAVRTM Enhanced RISC Architecture 137 Powerful Instructions (Most Executed in a Single Clock Cycle)• Low-power Idle and Power-down Modes• Bond Pad Locations Conforming to ISO 7816-2• ESD Protection to ± 6000V• Opera...
AT90SC144144CT: Features: General• High-performance, Low-power secureAVRTM Enhanced RISC Architecture 137 Powerful Instructions (Most Executed in a Single Clock Cycle)• Low-power Idle and Power-down Mo...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
The AT90SC144144CT is a low-power, high-performance, 8/16-bit microcontroller with Flash program memory, EEPROM data memory, based on the secureAVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the AT90SC144144CT achieves throughputs close to 1 MIPS per MHz. Its Harvard architecture includes 32 generalpurpose working registers directly connected to the ALU, allowing two independent registers to be accessed in one single instruction executed in one clock cycle.
The ability to map the EEPROM in the code space allows parts of the program memory to be reprogrammed in-system.
This technology combined with the versatile 8/16-bit CPU on a monolithic chip provides a highly flexible and cost-effective solution to many smart card applications. The AT90SC144144CT benefits from advanced EEPROM functions (XP Mode).
The cryptographic accelerator, featured in the AT90SC144144CT is the new AdvX®. It is based on a 32-bit multiplier-accumulator architecture which is designed to perform fast encryption and authentication functions. This enables fast computation and low-power operation. The controlling firmware is located either in the dedicated ROM memory (Atmel's crypto-library supports standard finite fields arithmetic functions including RSA, DSA, DH and ECC) or in the Flash program memory (customer specific).
AT90SC144144CT's Additional security features include power and environment protection logic, logical scrambling on program data and addresses, Power Analysis countermeasures and memory accesses controlled by a supervisor mode.