Features: ` NOISE FLOOR: 144dBm/Hz
` MULTIRATE COMPATIBLE
` VCXO CIRCUITRY AND DAC
` 8.8M TO 1.1MWords/s WORD RATE
` FIVE GENERAL-PURPOSE OUTPUTS
` 570mW POWER DISSIPATION
` TQFP-48 PACKAGEPinout
SpecificationsAnalog Inputs: Current ......................................... ±100mA, Momentary
±10mA, Continuous Voltage ........................AGND 0.3V to AVDD +0.3V
Analog Outputs Short Circuit to Ground (+25°C) .................Continuous
AVDD to AGND ..................................................................... 0.3V to 6V
DVDD to DGND .....................................................................0.3V to 6V
Digital Input Voltage to DGND ...............................0.3V to DVDD +0.3V
Digital Output Voltage to DGND ............................0.3V to DVDD +0.3V
AGND, DGND, Differential Voltage .................................................. 0.3V
Junction Temperature (TJ) ....................................................... +150°C
Storage Temperature Range ..................................40°C to +125°C
Lead Temperature (soldering, 3s) ...........................................+260°C
Power Dissipation ..................................................................... 700mW DescriptionBurr-Brown's Analog Front-End from Texas Instruments reduces the size and cost of an ADSL-compliant system by providing the active analog circuitry needed to connect an ADSL Digital Signal Processor (DSP) to an external line driver, receiver, TX/RX filters, hybrid, transformer, and POTS filter. The AFE1302 is designed for downstream data rates of 4Mbps and higher, and operation at a clock rate of 35.328MHz, with an output word rate of up to 8.832MWords/s. Functionally, this unit consists of a transmit (TX) channel, a receive (RX) channel, a VCXO (Voltage Controlled Crystal Oscillator) control Digital-to-Analog Converter (DAC), and VCXO active circuitry. The TX section converts, filters, and buffers outgoing Discrete Multi Tone (DMT) data from the ADSL DSP. The receive section amplifies, filters, and digitizes the DMT data received on the twisted pair line. This IC operates on a single 5V supply. The digital circuitry in the unit can be connected to a supply voltage ranging from 3.3V to 5V.
The chip uses only 570mW. The AFE1302 is designed to be used with external amplifiers and filters for noise reduction and dynamicrange improvement.
The RX channel consists of a low-noise PGA, a switched capacitor low-pass filter, and fourth-order delta-sigma Analog-to-Digital Converter (ADC). The delta-sigma modulator operating at a 32X oversampling ratio produces a 16-bit output at word rates up to 8832kHz. The TX channel of AFE1302 consists of a fourth-order delta-sigma DAC, switched-capacitor low-pass filter, programmable attenuator, and buffer.
The AFE1302 buffer drives offchip into a low-noise line driver configured as a 3-pole active filter to produce an overall low-noise high-drive TX output signal on a twisted pair line.
AFE1302 Data Sheet
