Features: PERFORMANCE25 ns Instruction Cycle Time 40 MIPS SustainedPerformance Single-Cycle Instruction Execution Single-Cycle Context Switch 3-Bus Architecture Allows Dual Operand Fetches inEvery Instruction Cycle Multifunction Instructions Power-Down Mode Featuring Low CMOS StandbyPower Dissipat...
ADSP-2184L: Features: PERFORMANCE25 ns Instruction Cycle Time 40 MIPS SustainedPerformance Single-Cycle Instruction Execution Single-Cycle Context Switch 3-Bus Architecture Allows Dual Operand Fetches inEvery I...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . 0.3 V to +4.6 V
Input Voltage . . . . . . . . . . . . . . . . . .. . 0.5 V to VDD + 0.5 V
Output Voltage Swing . . . . . . . . .. . . . . 0.5 V to VDD + 0.5 V
Operating Temperature Range (Ambient) . . 40°C to +85°C
Storage Temperature Range . . . . . . . . . . . 65°C to +150°C
Lead Temperature (5 sec) LQFP . . . . . ... . . . . . . . . . . +280°C
The ADSP-2184L is a single-chip microcomputer optimized for digital signal processing (DSP) and other high speed numeric processing applications.
The ADSP-2184L combines the ADSP-2100 family base architecture (three computational units, data address generators and a program sequencer) with two serial ports, a 16-bit internal DMA port, a byte DMA port, a programmable timer, Flag I/O, extensive interrupt capabilities and on-chip program and data memory.
The ADSP-2184L integrates 20K bytes of on-chip memory configured as 4K words (24-bit) of program RAM and 4K words (16-bit) of data RAM. Power-down circuitry is also provided to meet the low power needs of battery operated portable equipment. The ADSP-2184L is available in a 100-lead LQFP package.
In addition, the ADSP-2184L supports instructions that include bit manipulations bit set, bit clear, bit toggle, bit test-ALU constants, multiplication instruction (x squared), biased rounding, result free ALU operations, I/O memory transfers and
global interrupt masking for increased flexibility.