Features: 25 MIPS, 40 ns Maximum Instruction Rate (5 V)Separate On-Chip Buses for Program and Data MemoryProgram Memory Stores Both Instructions and Data(Three-Bus Performance)Dual Data Address Generators with Modulo andBit-Reverse AddressingEfficient Program Sequencing with Zero-OverheadLooping: ...
ADSP-216x: Features: 25 MIPS, 40 ns Maximum Instruction Rate (5 V)Separate On-Chip Buses for Program and Data MemoryProgram Memory Stores Both Instructions and Data(Three-Bus Performance)Dual Data Address Gene...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
25 MIPS, 40 ns Maximum Instruction Rate (5 V)
Separate On-Chip Buses for Program and Data Memory
Program Memory Stores Both Instructions and Data(Three-Bus Performance)
Dual Data Address Generators with Modulo andBit-Reverse Addressing
Efficient Program Sequencing with Zero-Overhead
Looping: Single-Cycle Loop Setup
Double-Buffered Serial Ports with Companding Hardware,
Automatic Data Buffering and Multichannel Operation
Three Edge- or Level-Sensitive Interrupts
Low Power IDLE Instruction
PLCC and MQFP Packages
The ADSP-216x Family processors are single-chip microcomputersoptimizedfordigitalsignal processing (DSP)and other high speed numeric processing applications. TheADSP-216x processors are all built upon a common core withADSP-2100. Each processor combines the core DSP architecture-computation units, data address generators and programsequencer-with features such asÊ on-chip program ROM anddata memory RAM, a programmable timer and two serial ports.The ADSP-2165/ADSP-2166 also adds program memory andpower-down mode.