Features: ` 80 MHz (12.5 ns) Core Instruction Rate` Single-Cycle Instruction Execution, Including SIMD Operations in Both Computational Units` 480 MFLOPS Peak and 320 MFLOPS Sustained Performance (Based on FIR)` Dual Data Address Generators (DAGs) with Modulo and Bit-Reverse Addressing` Zero-Overh...
ADSP-21160M: Features: ` 80 MHz (12.5 ns) Core Instruction Rate` Single-Cycle Instruction Execution, Including SIMD Operations in Both Computational Units` 480 MFLOPS Peak and 320 MFLOPS Sustained Performance (B...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
The ADSP-21160M SHARC DSP is the first processor in a new family featuring Analog Devices' Super Harvard Architecture. Easing portability, it is application source code compatible with first generation ADSP-2106x SHARC DSPs in SISD (Single Instruction, Single Data) mode. To take advantage of the processor's SIMD (Single Instruction, Multiple Data) capability, some code changes are needed. Like other SHARCs, it is a 32-bit processor that is optimized for high performance DSP applications. The ADSP-21160M includes an 80 MHz core, a dual-ported on-chip SRAM, anintegrated I/O processor with multiprocessing support, and multiple internal buses to eliminate I/O bottlenecks.
The ADSP-21160M introduces Single-Instruction, Multiple-Data (SIMD) processing. Using two computational units (ADSP-2106x SHARC DSPs have one), it can double performance versus the ADSP-2106x on a range of DSP algorithms.
Fabricated in a state of the art, high speed, low power CMOS process, the ADSP-21160M has a 12.5 ns instruction cycle time. With its SIMD computational hardware running at 80 MHz, the ADSP-21160M can perform 480 million math operations per second.