ADSP-21020

Features: Superscalar IEEE Floating-Point ProcessorOff-Chip Harvard Architecture Maximizes Signal Processing Performance30 ns, 33.3 MIPS Instruction Rate, Single-Cycle Execution100 MFLOPS Peak, 66 MFLOPS Sustained Performance1024-Point Complex FFT Benchmark: 0.58 msDivide (y/x): 180 nsInverse Squa...

product image

ADSP-21020 Picture
SeekIC No. : 004277404 Detail

ADSP-21020: Features: Superscalar IEEE Floating-Point ProcessorOff-Chip Harvard Architecture Maximizes Signal Processing Performance30 ns, 33.3 MIPS Instruction Rate, Single-Cycle Execution100 MFLOPS Peak, 66 M...

floor Price/Ceiling Price

Part Number:
ADSP-21020
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2025/1/2

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

Superscalar IEEE Floating-Point Processor
Off-Chip Harvard Architecture Maximizes Signal Processing Performance
30 ns, 33.3 MIPS Instruction Rate, Single-Cycle Execution
100 MFLOPS Peak, 66 MFLOPS Sustained Performance
1024-Point Complex FFT Benchmark: 0.58 ms
Divide (y/x): 180 ns
Inverse Square Root (1/x): 270 ns
32-Bit Single-Precision and 40-Bit Extended-Precision IEEE Floating-Point Data Formats
32-Bit Fixed-Point Formats, Integer and Fractional, with 80-Bit Accumulators
IEEE Exception Handling with Interrupt on Exception
Three Independent Computation Units: Multiplier, ALU, and Barrel Shifter
Dual Data Address Generators with Indirect, Immediate, Modulo, and Bit Reverse Addressing Modes
Two Off-Chip Memory Transfers in Parallel with Instruction Fetch and Single-Cycle Multiply & ALU Operations
Multiply with Add & Subtract for FFT Butterfly Computation
Efficient Program Sequencing with Zero-Overhead Looping: Single-Cycle Loop Setup
Single-Cycle Register File Context Switch
15 (or 25) ns External RAM Access Time for Zero-Wait- State, 30 (or 40) ns Instruction Execution
IEEE JTAG Standard 1149.1 Test Access Port and On-Chip Emulation Circuitry
223-Pin PGA Package (Ceramic)



Specifications

Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . .. 0.3 V to +7 V
Input Voltage . . . . . . . . . . . . . . . . . . . .. . .0.3 V to VDD + 0.3 V
Output Voltage Swing . . . . . . . . . . . . . . . .0.3 V to VDD + 0.3 V
Load Capacitance . . . . . . . . . . . . . . . . . . . . . . . . . . .. . ..  200 pF
Operating Temperature Range (Ambient) . . 55°C to +125°C
Storage Temperature Range . . . . . . . . . . . .65°C to +150°C
Lead Temperature (10 seconds) CPGA . . . . . . . . . . . . .+300°C



Description

The ADSP-21020 is the first member of Analog Devices' family of single-chip IEEE floating-point processors optimized for digital signal processing applications. Its architecture is similar to that of Analog Devices' ADSP-2100 family of fixed-point DSP processors.

Fabricated in a high-speed, low-power CMOS process, the ADSP-21020 has a 30 ns instruction cycle time. With a highperformance on-chip instruction cache, the ADSP-21020 can execute every instruction in a single cycle.




Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
Programmers, Development Systems
Optical Inspection Equipment
Circuit Protection
Sensors, Transducers
Boxes, Enclosures, Racks
View more