Features: HIGHSPEED: fMAX = 180MHz(TYP.) at VCC =5V LOWPOWERDISSIPATION: ICC =4 mA (MAX.) at TA =25 oC COMPATIBLEWITH TTL OUTPUTS: VIH =2V(MIN),VIL = 0.8V(MAX) POWERDOWN PROTECTIONON INPUTS& OUTPUTS SYMMETRICAL OUTPUT IMPEDANCE: |IOH| = IOL = 8 mA(MIN) BALANCEDPROPAGATIONDELAYS: tPLH tPHLOPE...
74VHCT574A: Features: HIGHSPEED: fMAX = 180MHz(TYP.) at VCC =5V LOWPOWERDISSIPATION: ICC =4 mA (MAX.) at TA =25 oC COMPATIBLEWITH TTL OUTPUTS: VIH =2V(MIN),VIL = 0.8V(MAX) POWERDOWN PROTECTIONON INPUTS& OU...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
HIGHSPEED:
fMAX = 180MHz(TYP.) at VCC =5V
LOWPOWERDISSIPATION:
ICC =4 mA (MAX.) at TA =25 oC
COMPATIBLEWITH TTL OUTPUTS:
VIH =2V(MIN),VIL = 0.8V(MAX)
POWERDOWN PROTECTIONON INPUTS& OUTPUTS
SYMMETRICAL OUTPUT IMPEDANCE:
|IOH| = IOL = 8 mA(MIN)
BALANCEDPROPAGATIONDELAYS:
tPLH tPHL
OPERATINGVOLTAGERANGE:
VCC (OPR)= 4.5Vto 5.5V
PINANDFUNCTION COMPATIBLEWITH 74 SERIES574
IMPROVEDLATCH-UP IMMUNITY
LOWNOISEVOLP = 0.9V(Max.)
Symbol |
Parameter |
Value |
Unit |
VCC |
Supply Voltage |
-0.5to + 7.0 |
V |
VI |
DC Input Voltage |
-0.5to + 7.0 |
V |
VO |
DC Output Voltage (see note 1) |
-0.5to + 7.0 |
V |
VO |
DC Output Voltage (see note 2) |
-0.5toVCC+0.5 |
V |
IIK |
DC Input Diode Current |
- 20 |
mA |
IOK |
DC Output Diode Current |
± 20 |
mA |
IO |
DC Output Current |
± 25 |
mA |
ICC or IGND |
DC VCC or Ground Current |
± 50 |
mA |
Tstg |
Storage Temperature |
-65 to+150 |
°C |
TL |
Lead Temperature (10 sec) |
300 |
°C |
AbsoluteMaximumRatingsarethose values beyond whichdamage to the device may occur. Functional operation under these condition isnot implied.
1)Output in OFFState
2) High or Low State
The 74VHCT574A is an advanced high-speed CMOS OCTAL D-TYPE FLIP FLOP with 3 STATE OUTPUT NON INVERTING fabricated with sub-micron silicon gate and double-layer metal wiring C2MOStechnology.
This 8 bit D-Type flip-flop is controlled by a clock input (CK) and an output enable input (OE). On the positive transition of the clock, the Q outputs will be set to logic states that were setup at the D inputs.
While the OE input of the 74VHCT574A is low, the 8 outputs will be in a normal logic state (high or low logic level) and, while high level, the outputs will be in a high impedance state.
The output control does not affect the internal operation of flip flop; that is, the old data can be retained or the new data can be entered even while the outputs are off.
Power down protection of the 74VHCT574A is provided on all inputs and outputs and 0 to 7V can be accepted on inputs with no regard to the supply voltage. This device can be used to interface 5V to 3V.
All inputs and outputs of the 74VHCT574A are equipped with protection circuits against static discharge, giving them 2KV ESD immunity and transient excess voltage.