Features: Input and output interface capability to systems at 5V VCCBushold data inputs eliminate the need for external pull-up resistors to hold unused inputs (74LVTH32373),also available without bushold feature (74LVT32373)Live insertion/extraction permittedPower Up/Down high impedance provides ...
74LVTH32373: Features: Input and output interface capability to systems at 5V VCCBushold data inputs eliminate the need for external pull-up resistors to hold unused inputs (74LVTH32373),also available without b...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Input and output interface capability to systems at 5V VCC
Bushold data inputs eliminate the need for external pull-up resistors to hold unused inputs (74LVTH32373),also available without bushold feature (74LVT32373)
Live insertion/extraction permitted
Power Up/Down high impedance provides glitch-free bus loading
Outputs source/sink −32 mA/+64 mA
ESD performance:
Human-body model > 2000V
Machine model > 200V
Charged-device model > 1000V
Packaged in plastic Fine-Pitch Ball Grid Array (FBGA) (Preliminary)
Symbol | Parameter | Value | Conditions | Units |
VCC | Supply Voltage | -0.5 to +4.6 | V | |
VI | DC Input Voltage | -0.5 to +7.0 | V | |
VO | DC Output Voltage | -0.5 to +7.0 | Output in 3-STATE | V |
-0.5 to +7.0 | Output in HIGH or LOW State (Note 2) | V | ||
IIK | DC Input Diode Current | -50 | VI < GND | mA |
IOK | DC Output Diode Current | -50 | VO < GND | mA |
IO | DC Output Current | 64 | VO > VCC Output at HIGH State | mA |
128 | VO > VCC Output at LOW State | |||
ICC | DC Supply Current per Supply Pin | ±64 | mA | |
IGND | DC Ground Current per Ground Pin | ±128 | mA | |
TSTG | Storage Temperature | -65 to +150 |
The 74LVTH32373 contain thirty-two noninverting latches with 3-STATE outputs and are intended for bus oriented applications. The device is byte controlled. The flip-flops appear transparent to the data when the Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup time is latched. Data appears on the bus when the Output Enable (OE) is LOW. When OE is HIGH, the outputs are in a high impedance state.
The 74LVTH32373 data inputs include bushold, eliminating the need for external pull-up resistors to hold unused inputs.
These latches are designed for low-voltage (3.3V) VCC applications, but with the capability to provide a TTL interface to a 5V environment. The LVT32373 and 74LVTH32373 are fabricated with an advanced BiCMOS technology to achieve high speed operation similar to 5V ABT while maintaining a low power dissipation.