Features: •Wide supply voltage range of 1.2 to 3.6 V•In accordance with JEDEC standard no. 8-1A•CMOS lower power consumption•Direct interface with TTL levels•Output drive capability 50 PinoutSpecifications SYMBOL PARAMETER CONDITIONS RATING UNIT VCC DC su...
74LVC257A: Features: •Wide supply voltage range of 1.2 to 3.6 V•In accordance with JEDEC standard no. 8-1A•CMOS lower power consumption•Direct interface with TTL levels•Output dri...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
SYMBOL | PARAMETER | CONDITIONS | RATING | UNIT |
VCC | DC supply voltage | 0.5 to +6.5 | V | |
IIK | DC input diode current | V1<0 | 50 | mA |
V1 | DC input voltage | Note 2 | 0.5 to +5.5 | V |
IOK | DC output diode current | VO>VCC or VO<O | ±50 | mA |
VO | DC output voltage; output HIGH or LOW | Note 2 | 0.5 to VCC +0.5 | V |
DC output voltage; output 3-State | Note 2 | 0.5 to 6.5 | ||
IO | DC output source or sink current | VO = 0 to VCC | ±50 | mA |
IGND, ICC | DC VCC or GND current | ±100 | mA | |
Tstg | Storage temperature range | 65 to +150 | °C | |
PTOT | Power dissipation per package plastic mini-pack (SO) plastic shrink mini-pack (SSOP and TSSOP) |
above +70°C derate linearly with 8 mW/K above +60°C derate linearly with 5.5 mW/K |
500 500 |
mW |
The 74LVC257A is a high-performance, low-power, low-voltage,Si-gate CMOS device and superior to most advanced CMOS compatible TTL families.
Inputs of the 74LVC257A can be driven from either 3.3V or 5.0V devices. In 3-State operation, outputs can handle 5V. This feature allows the use of these devices as translators in a mixed 3.3V/5V environment.
The 74LVC257A is a quad 2-input multiplexer with 3-state outputs,which select 4 bits of data from two sources and are controlled by a common data select input (S). The data inputs from source 0 (1l0 to 4l0) are selected when input S is LOW and the data inputs from source 1 (1l1 to 4l1) are selected when S in HIGH. Data appears at the outputs (1Y to 4Y) in true (non-inverting) form from the selected inputs. The 74LVC257A is the logic implementation of a 4-pole, 2-position switch, where the position of the switch is determined by the logic levels applied to S. The outputs are forced to a high impedance OFF-state when OE</a> is HIGH.