Features: ` Wide supply voltage range from 1.65 to 5.5 V` High noise immunity` Complies with JEDEC standard: JESD8-7 (1.65 to 1.95 V) JESD8-5 (2.3 to 2.7 V) JESD8B/JESD36 (2.7 to 3.6 V).` ±24 mA output drive (VCC = 3.0 V)` CMOS low power consumption` Latch-up performance exceeds 250 mA` Direct ...
74LVC1G386: Features: ` Wide supply voltage range from 1.65 to 5.5 V` High noise immunity` Complies with JEDEC standard: JESD8-7 (1.65 to 1.95 V) JESD8-5 (2.3 to 2.7 V) JESD8B/JESD36 (2.7 to 3.6 V).` ±24 mA ...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Symbol |
PARAMETER |
CONDITIONS |
MIN. |
MAX. |
Unit |
VCC |
supply voltage |
-0.5 |
+6.5 |
V | |
IIK |
input diode current | VI < 0 |
- |
-50 |
mA |
VI |
input voltage | note 1 |
-0.5 |
+6.5 |
V |
IOK |
output diode current | VO > VCC or VO < 0 |
- |
±50 |
mA |
VO |
output voltage | active mode; notes 1 and 2 |
-0.5 |
VCC + 0.5 |
V |
Power-down mode; notes 1 and 2 |
-0.5 |
+6.5 |
V | ||
IO |
output source or sink current | VO = 0 to VCC |
- |
±50 |
mA |
ICC, IGND |
VCC or GND current |
- |
±100 |
mA | |
Tstg |
Storage Temperature |
-65 |
+150 |
||
PD |
power dissipation |
Tamb = -40 to +125 |
- |
250 |
mW |
The 74LVC1G386 is a high-performance, low-power, low-voltage, Si-gate CMOS device, superior to most advanced CMOS compatible TTL families.
The input can be driven from either 3.3 or 5 V devices.
This feature of the 74LVC1G386 allows the use of these devices in a mixed 3.3 and 5 V environment.
Schmitt-trigger action at all inputs makes the circuit tolerant for slower input rise and fall time.
The 74LVC1G386 is fully specified for partial power-down applications using Ioff. The Ioff circuitry disables the output, preventing the damaging backflow current through the device when it is powered down.
The 74LVC1G386 provides the 3-input EXCLUSIVE-OR function.