Features: ` Wide supply voltage range from 1.65 V to 5.5 V` 5 V tolerant inputs for interfacing with 5 V logic` High noise immunity` Complies with JEDEC standard: JESD8-7 (1.65 V to 1.95 V) JESD8-5 (2.3 V to 2.7 V) JESD8B/JESD36 (2.7 V to 3.6 V).` ESD protection: HBM EIA/JESD22-A114-B exceeds ...
74LVC1G19: Features: ` Wide supply voltage range from 1.65 V to 5.5 V` 5 V tolerant inputs for interfacing with 5 V logic` High noise immunity` Complies with JEDEC standard: JESD8-7 (1.65 V to 1.95 V) JESD8-...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
SYMBOL | PARAMETER | CONDITIONS | MIN. | MAX. | UNIT |
VCC | supply voltage | -0.5 | +6.5 | V | |
IIK | input diode current | VI < 0 | - | -50 | mA |
VI | input voltage | note 1 | -0.5 | +6.5 | V |
IOK | output diode current | VO > VCC or VO < 0 | - | ±50 | mA |
VO | output voltage | active mode; notes 1 and 2 | -0.5 | VCC + 0.5 | V |
Power-down mode; notes 1 and 2 | -0.5 | +6.5 | V | ||
IO | output source or sink current | VO = 0 to VCC | - | ±50 | mA |
ICC, IGND | VCC or GND current | - | ±100 | mA | |
Tstg | storage temperature | -65 | +150 | °C | |
Ptot | power dissipation | Tamb = -40 °C to +125 °C | - | 300 | mW |
Notes
1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. When VCC = 0 V (Power-down mode), the output voltage can be 5.5 V in normal operation.
The 74LVC1G19 is a high-performance, low-power,low-voltage, Si-gate CMOS device, superior to most advanced CMOS compatible TTL families.
Input can be driven from either 3.3 V or 5 V devices.These features allow the use of these devices in a mixed 3.3 V and 5 V environment.
The 74LVC1G19 is fully specified for partial power-down applications using Ioff. The Ioff circuitry disables the output,preventing the damaging backflow current through the device when it is powered down.
The 74LVC1G19 is a 1-of-2 decoder/demultiplexer with a common output enable. The 74LVC1G19 buffers the data on input pin E and passes it either to output pin 1Y or 2Y,depending on whether the state of the select input pin A is LOW or HIGH, respectively.