Features: ` Wide supply voltage range from 1.65 V to 5.5 V` High noise immunity` Complies with JEDEC standard: JESD8-7 (1.65 V to 1.95 V) JESD8-5 (2.3 V to 2.7 V) JESD8B/JESD36 (2.7 V to 3.6 V).` ±24 mA output drive (VCC = 3.0 V)` CMOS low power consumption` Latch-up performance exceeds 250 mA`...
74LVC1G125: Features: ` Wide supply voltage range from 1.65 V to 5.5 V` High noise immunity` Complies with JEDEC standard: JESD8-7 (1.65 V to 1.95 V) JESD8-5 (2.3 V to 2.7 V) JESD8B/JESD36 (2.7 V to 3.6 V).`...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
SYMBOL | PARAMETER | CONDITIONS | MIN. | MAX. | UNIT |
VCC | supply voltage | -0.5 | +6.5 | V | |
IIK | input diode current | VI < 0 | - | -50 | mA |
VI | input voltage | -0.5 | +6.5 | V | |
IOK | output diode current VO > VCC or VO < 0 | - | ±50 | mA | |
VO | output voltage | enable mode; notes 1 and 2 | -0.5 | VCC + 0.5 | V |
disable mode | -0.5 | +6.5 | V | ||
Power-down mode; note 2 | -0.5 | +6.5 | V | ||
IO | output source or sink current | VO = 0 to VCC | - | ±50 | mA |
ICC, IGND | VCC or GND current | - | ±100 | mA | |
Tstg | storage temperature | -65 | +150 | ||
Ptot | power dissipation | Tamb = -40 to +125 | - | 250 | mW |
Notes
1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. When VCC = 0 V (Power-down mode), the output voltage can be 5.5 V in normal operation.
The 74LVC1G125 is a high-performance, low-power,low-voltage, Si-gate CMOS device, superior to most advanced CMOS compatible TTL families.
The input can be driven from either 3.3 V or 5 V devices.This feature allows the use of this device in a mixed 3.3 V and 5 V environment.
The 74LVC1G125 is fully specified for partial power-down applications using Ioff. The Ioff circuitry disables the output,preventing the damaging backflow current through the device when it is powered down.
The 74LVC1G125 provides one non-inverting buffer/line driver with 3-state output. The 3-state output is controlled by the output enable input (OE). A HIGH level at pin OE causes the output to assume a high-impedance OFF-state.