Features: • Wide operating voltage: 1.0 to 5.5V• Optimized for Low Voltage applications: 1.0V to 3.6V• Accepts TTL input levels between VCC = 2.7V and VCC = 3.6V• Typical VOLP (output ground bounce) < 0.8V at VCC = 3.3V, Tamb = 25°C• Typical VOHV (output VOH unders...
74LV573: Features: • Wide operating voltage: 1.0 to 5.5V• Optimized for Low Voltage applications: 1.0V to 3.6V• Accepts TTL input levels between VCC = 2.7V and VCC = 3.6V• Typical VOL...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
SYMBOL | PARAMETER | CONDITIONS | RATING | UNIT |
VCC | DC supply voltage | 0.5 to +7.0 | V | |
±IIK | DC input diode current | VI < 0.5 or VI > VCC + 0.5V | 20 | mA |
±IOK | DC output diode current | VO < 0.5 or VO > VCC + 0.5V | 50 | mA |
±IO | DC output source or sink current standard outputs |
0.5V < VO < VCC + 0.5V | 35 | mA |
±IGND, ±ICC |
DC VCC or GND current for types with standard outputs |
70 | mA | |
Tstg | Storage temperature range | 65 to +150 | °C | |
PTOT | Power dissipation per package plastic DIL plastic mini-pack (SO) plastic shrink mini-pack (SSOP and TSSOP) |
for temperature range: 40 to +125°C above +70°C derate linearly with 12 mW/K above +70°C derate linearly with 8 mW/K above +60°C derate linearly with 5.5 mW/K |
750 500 400 |
mW |
The 74LV573 is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC/HCT573.
The 74LV573 is an octal D-type transparent latch featuring separate D-type inputs for each latch and 3-State outputs for bus oriented applications. A latch enable (LE) input and an output enable (OE) input are common to all internal latches.
The '573' consists of eight D-type transparent latches with 3-State true outputs. When LE is HIGH, data at the Dn inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change each time its corresponding D-input changes.
When LE is LOW the latches store the information of the 74LV573 that was present at the D-inputs a set-up time preceding the HIGH-to-LOW transition of LE. When OE is LOW, the contents of the eight latches are available at the outputs. When OE is HIGH, the outputs go to the high impedance OFF-state. Operation of the OE input does not affect the state of the latches.
The '573' is functionally identical to the '563' and the '373', but the '563' has inverted outputs and the '373' has a different pin arrangement.