Features: • Optimized for Low Voltage applications: 1.0 to 3.6V• Accepts TTL input levels between VCC = 2.7V and VCC = 3.6V• Typical VOLP (output ground bounce)< 0.8V @ VCC = 3.3V,Tamb = 25°C• Typical VOHV (output VOH undershoot)> 2V @ VCC = 3.3V,Tamb = 25°C• Two 4-bi...
74LV393: Features: • Optimized for Low Voltage applications: 1.0 to 3.6V• Accepts TTL input levels between VCC = 2.7V and VCC = 3.6V• Typical VOLP (output ground bounce)< 0.8V @ VCC = 3.3V,...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
SYMBOL | PARAMETER | CONDITIONS | RATING | UNIT |
VCC | DC supply voltage | 0.5 to +7.0 | V | |
±IIK | DC input diode current | VI < 0.5 or VI > VCC + 0.5V | 20 | mA |
±IOK | DC output diode current | VO < 0.5 or VO > VCC + 0.5V | 50 | mA |
±IO | DC output source or sink current standard outputs |
0.5V < VO < VCC + 0.5V | 25 | mA |
±IGND, ±ICC |
DC VCC or GND current for types with standard outputs |
50 | mA | |
Tstg | Storage temperature range | 65 to +150 | ||
PTOT | Power dissipation per package plastic DIL plastic mini-pack (SO) plastic shrink mini-pack (SSOP and TSSOP) |
for temperature range: 40 to +125 above +70derate linearly with 12 mW/K above +70 derate linearly with 8 mW/K above +60 derate linearly with 5.5 mW/K |
750 500 400 |
mW |
The 74LV393 is a lowvoltage Si-gate CMOS device and is pin and function compatible with 74HC/HCT393.
The 74LV393 is a dual 4-bit binary ripple counter with separate clocks (1CP, 2CP) and master reset (1MR, 2MR) inputs to each counter.
The operation of each half of the 393 is the same as the 93 except no external clock connections are required. The counters are triggered by a HIGH-to-LOW transition of the clock inputs. The counter outputs are internally connected to provide clock inputs to succeeding stages. The outputs of the ripple counter do not change synchronously and should not be used for high-speed address decoding.
The master resets of the 74LV393 are active-HIGH asynchronous inputs to each 4-bit counter identified by the 1 and 2 in the pin description.
A HIGH level on the nMR input overrides the clock and sets the outputs LOW.