Features: • Optimized for low voltage applications: 1.0 to 3.6 V• Accepts TTL input levels between VCC = 2.7 V and VCC = 3.6 V• Typical VOLP (output ground bounce) < 0.8 V at VCC = 3.3 V, Tamb = 25°C• Typical VOHV (output VOH undershoot) > 2 V at VCC = 3.3 V, Tamb = 2...
74LV157: Features: • Optimized for low voltage applications: 1.0 to 3.6 V• Accepts TTL input levels between VCC = 2.7 V and VCC = 3.6 V• Typical VOLP (output ground bounce) < 0.8 V at VC...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
SYMBOL |
PARAMETER | CONDITIONS |
RATING |
UNIT |
VCC |
DC supply voltage |
0.5 to +7.0 |
V | |
±IIK |
DC input diode current | VI < 0.5 or VI > VCC + 0.5V |
20 |
mA |
±IOK |
DC output diode current | VO < 0.5 or VO > VCC + 0.5V |
50 |
mA |
±IO |
DC output source or sink current standard outputs |
0.5V < VO < VCC + 0.5V |
25 |
mA |
±IGND, ±ICC |
DC VCC or GND current for types with standard outputs |
50 |
mA | |
Tstg |
Storage temperature range |
65 to +150 |
°C | |
PTOT |
Power dissipation per package plastic DIL plastic mini-pack (SO) plastic shrink mini-pack (SSOP and TSSOP) |
for temperature range: 40 to +125°C above +70°C derate linearly with 12mW/K above +70°C derate linearly with 8 mW/K above +60°C derate linearly with 5.5 mW/K |
750 500 400 |
mW |
The four outputs of the 74LV157 present the selected data in the true (non-inverted) form. The enable input (E) is active LOW. When E is HIGH, all of the outputs (1Y to 4Y) are forced LOW regardless of all other input conditions.
Moving the data from two groups of registers to four common output buses is a common use of the 74LV157. The state of the common data select input (S) determines the particular register from which the data comes. It can also be used as function generator.
The 74LV157 is useful for implementing highly irregular logic by generating any four of the 16 different functions of two variables with one variable common.
The 74LV157 is the logic implementation of a 4-pole, 2-position switch, where the position of the switch is determined by the logic levels applied to S.