Features: · 8-pin space saving package· Programmable 3-stage ripple counter· Suitable for over-tone crystal application up to 50 MHz VCC = 5 V ± 10%)· 3-state output buffer· Two internal capacitors· Recommended operating range for se with third overtone crystals to 6 V· Oscillator stop function (M...
74HCT6323A: Features: · 8-pin space saving package· Programmable 3-stage ripple counter· Suitable for over-tone crystal application up to 50 MHz VCC = 5 V ± 10%)· 3-state output buffer· Two internal capacitors·...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Features: · Output capability: standard· ICC category: SSIPinoutDescription The 74HC/HCT02 are hig...
Features: · Level shift capability· Output capability: standard (open drain)· ICC category: SSIPin...
The74HCT6323A is high-speed i-gate CMOS devices.
They are specified in compliance with EDEC standard no. 7A.
The 74HCT6323A is oscillators esigned for quartz crystal combined ith a programmable 3-state counter, 3-state output buffer and an verriding asynchronous master eset (MR). With the two select inputs 1 and S2 the counter can be witched in the divide-by-1, 2, 4 or 8 ode. If left floating the clock is ivided by 8. The oscillator is esigned to operate either in the undamental or third overtone mode epending on the crystal and external omponents applied. On-chicapacitors minimize external omponent count for third overtone rystal applications.
The oscillator of the 74HCT6323A may be replaced by an xternal clock signal at input X1. In his event the other oscillator pin (X2) ust be floating. The counter dvances on the negative-going ransition of X1. A LOW level on MR esets the counter, stops the oscillatorand sets the output buffer in the -state condition.MR can be left loating since an internal pull-up esistor will make the MR inactive. In he HCT version, the MR input and he two mode select pins S1 and S2 re TTL compatible, but the X1 input as CMOS input switching levels and ay be driven by a TTL output using pull-up resistor connected to VCC.