Features: · Six edge-triggered D-type flip-flops· Asynchronous master reset· Output capability: standard· ICC category: MSIApplicationDescriptionThe 74HC174 is high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC st...
74HC174: Features: · Six edge-triggered D-type flip-flops· Asynchronous master reset· Output capability: standard· ICC category: MSIApplicationDescriptionThe 74HC174 is high-speed Si-gate CMOS devices and ar...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Features: · Output capability: standard· ICC category: SSIPinoutDescription The 74HC/HCT02 are hig...
Features: · Level shift capability· Output capability: standard (open drain)· ICC category: SSIPin...
The 74HC174 is high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.
The 74HC174 has six edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common clock (CP) and master reset (MR) inputs load and reset (clear) all flip-flops simultaneously.
The register of the 74HC174 is fully edge-triggered. The state of each D input, one set-up time prior to the LOW-to-HIGH clock transition, is transferred to the corresponding output of the flip-flop.
A LOW level on the MR input forces all outputs LOW, independently of clock or data inputs.
The 74HC174 is useful for applications requiring true outputs only and clock and master reset inputs that are common to all storage elements.