56F8367

Features: •Efficient 16-bit 56800E family controller engine with dual Harvard architecture•Up to 60 Million Instructions Per Second (MIPS) at 60MHz core frequency•Single-cycle 16 × 16-bit parallel Multiplier-Accumulator (MAC)•Four 36-bit accumulators, including extension bi...

product image

56F8367 Picture
SeekIC No. : 004233805 Detail

56F8367: Features: •Efficient 16-bit 56800E family controller engine with dual Harvard architecture•Up to 60 Million Instructions Per Second (MIPS) at 60MHz core frequency•Single-cycle 16 ×...

floor Price/Ceiling Price

Part Number:
56F8367
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/11/23

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

•Efficient 16-bit 56800E family controller engine with dual Harvard architecture
•Up to 60 Million Instructions Per Second (MIPS) at 60MHz core frequency
•Single-cycle 16 × 16-bit parallel Multiplier-Accumulator (MAC)
•Four 36-bit accumulators, including extension bits
•Arithmetic and logic multi-bit shifter
•Parallel instruction set with unique DSP addressing modes
•Hardware DO and REP loops
•Three internal address buses and one external address bus
•Four internal data buses and one external data bus
•Instruction set supports both DSP and controller functions
•Controller-style addressing modes and instructions for compact code
•Efficient C compiler and local variable support
•Software subroutine and interrupt stack with depth limited only by memory
•JTAG/EOnCE debug programming interface



Specifications

Characteristic Symbol Notes Min Max Unit
Supply Voltage VDD_IO   -0.3 4.0 V
ADC Supply Voltage VDDA_ADC,
VREFH
VREFH must be less than or equal to VDDA_ADC -0.3 4.0 V
Oscillator / PLL Supply Voltage VDDA_OSC_PLL   -0.3 4.0 V
Internal Logic Core Supply Voltage VDD_CORE OCR_DIS is High -0.3 4.0 V
Input Voltage (digital) VIN Pin Groups 1, 2, 5, 6, 9, 10 -0.3 4.0 V
Input Voltage (analog) VINA Pin Groups 11, 12, 13 -0.3 4.0 V
Output Voltage VOUT Pin Groups 1, 2, 3, 5, 6, 7, 8 -0.3 4.0 V
Output Voltage (open drain) VOD Pin Group 4 -0.3 6.0 V
Ambient Temperature (Automotive) TA   -40 125
Ambient Temperature (Industrial) TA   -40 105
Junction Temperature (Automotive) TJ   -40 150
Junction Temperature (Industrial) TJ   -40 125
Storage Temperature (Automotive) TSTG   -40 150
Storage Temperature (Industrial) TSTG   -40 150



Description

The 56F8367 and 56F8167 are members of the 56800E core-based family of controllers. Each combines, on a single chip, the processing power of a Digital Signal Processor (DSP) and the functionality of a microcontroller with a flexible set of peripherals to create an extremely cost-effective solution. Because of its low cost, configuration flexibility, and compact program code, the 56F8367 and 56F8167 are well-suited for many applications. The device includes many peripherals that are especially useful for motion control, smart appliances, steppers, encoders, tachometers, limit switches, power supply and control, automotive control (56F8367 only), engine management, noise suppression, remote utility metering, industrial control for power, lighting, and automation applications.

The 56800E core is based on a Harvard-style architecture consisting of three execution units operating in parallel, allowing as many as six operations per instruction cycle. The MCU-style programming model and optimized instruction set allow straightforward generation of efficient, compact DSP and control code. The instruction set of 56F8367 is also highly efficient for C/C++ Compilers to enable rapid development of optimized control applications.

The 56F8367 and 56F8167 support program execution from internal or external memories. Two data operands can be accessed from the on-chip data RAM per instruction cycle. These 56F8367 also providetwo external dedicated interrupt lines and up to 76 General Purpose Input/Output (GPIO) lines, depending on peripheral configuration.



Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
Memory Cards, Modules
Optical Inspection Equipment
Hardware, Fasteners, Accessories
Undefined Category
Cables, Wires
View more