Features: • Up to 30 MIPS operation at 60MHz core frequency• Up to 40 MIPS operation at 80MHz core frequency• DSP and MCU functionality in a unified, C-efficient architecture• MCU-friendly instruction set supports both DSP and controller functions: MAC, bit manipulation u...
56F802: Features: • Up to 30 MIPS operation at 60MHz core frequency• Up to 40 MIPS operation at 80MHz core frequency• DSP and MCU functionality in a unified, C-efficient architecture̶...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Characteristic | Symbol | Min | Max | Unit |
Supply voltage | VDD | VSS 0.3 | VSS + 4.0 | V |
All other input voltages, excluding Analog inputs | VIN | VSS 0.3 | VSS + 5.5V | V |
Analog Inputs ANAx, VREF | VIN | VSS 0.3 | VDDA + 0.3V | V |
Current drain per pin excluding VDD, VSS, & PWM ouputs | I | - | 10 | mA |
The 56F802 is a member of the 56800 core-based family of processors. It combines, on a single chip, the processing power of a DSP and the functionality of a microcontroller with a flexible set of peripherals to create an extremely cost-effective solution. Because of its low cost, configuration flexibility, and compact program code, the 56F802 is well-suited for many applications. The 56F802 includes many peripherals that are especially useful for applications such as motion control, home appliances, encoders, tachometers, limit switches, power supply and control, engine management, and industrial control for power, lighting, automation and HVAC.
The 56800 core is based on a Harvard-style architecture consisting of three execution units operating in parallel, allowing as many as six operations per instruction cycle. The microprocessor-style programming model and optimized instruction set allow straightforward generation of efficient, compact code for both DSP and MCU applications. The instruction set of 56F802 is also highly efficient for C compilers to enable rapid development of optimized control applications.
The 56F802 supports program execution from either internal or external memories. Two data operands can be accessed from the on-chip Data RAM per instruction cycle. The 56F802 also provides and up to 4 General Purpose Input/Output (GPIO) lines, depending on peripheral configuration.
The 56F802 controller includes 8K words (16-bit) of Program Flash and 2K words of Data Flash (each programmable through the JTAG port) with 1K words of both Program and Data RAM. A total of 2K words of Boot Flash is incorporated for easy customer-inclusion of field-programmable software routines that can be used to program the main Program and Data Flash memory areas. Both Program and Data Flash memories can be independently bulk erased or erased in page sizes of 256 words. The Boot Flash memory can also be either bulk or page erased.
A key application-specific feature of the 56F802 is the inclusion of a Pulse Width Modulator (PWM) module. This modules incorporates six complementary, individually programmable PWM signal outputs to enhance motor control functionality. Complementary operation permits programmable dead-time insertion, and separate top and bottom output polarity control. The up-counter value of 56F802 is programmable to support a continuously variable PWM frequency. Both edge- and center-aligned synchronous pulse width control (0% to 100% modulation) are supported. The 56F802 is capable of controlling most motor types: ACIM (AC Induction Motors), both BDC and BLDC (Brush and Brushless DC motors), SRM and VRM (Switched and Variable Reluctance Motors), and stepper motors. The PWMs incorporate fault protection with sufficient output drive capability to directly drive standard opto-isolators. A "smoke-inhibit", write-once protection feature for key parameters is also included. The PWM is double-buffered and includes interrupt control to permit integral reload rates to be programmable from 1 to 16. The PWM modules of 56F802 provide a reference output to synchronize the Analog-to-Digital Converters.
The 56F802 incorporates two 12-bit Analog-to-Digital Converters (ADCs) with a total of five channels. A full set of standard programmable peripherals is provided that include a Serial Communications Interface (SCI), and two Quad Timers. Any of these interfaces of 56F802 can be used as General-Purpose Input/Outputs (GPIO) if that function is not required. An on-chip relaxation oscillator eliminates the need for an external crystal.