Features: *ndependent registers for A and B buses*Multiplexed real-time and stored data*Choice of non-inverting and inverting data paths-'F651 inverting-'F652 non-inverting*Guaranteed 4000V minimum ESD protectionPinoutSpecificationsStorage Temperature .........................−65°C to +150°C...
54F652: Features: *ndependent registers for A and B buses*Multiplexed real-time and stored data*Choice of non-inverting and inverting data paths-'F651 inverting-'F652 non-inverting*Guaranteed 4000V minimum ...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
These 54F652 consist of bus transceiver circuits with D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from internal registers. Data on the A or B bus will be clocked into the registers as the appropriate clock pin goes to HIGH logic level. Output Enable pins (OEAB, OEBA) of 54F652 are provided to control the transceiver function.