Position: Home  > All Categories> Integrated Circuits (ICs) > 200809272131423185

200809272131423185

Features: · Integrated T3/E3 Line Interface Unit· Integrated Jitter Attenuator that can be selected either in Receive or Transmit path· Flexible integrated Clock Multiplier that takes single frequency clock and generates either DS3 or E3 frequency.· 8/16 bit UTOPIA Level I and II and PPP Multi-PHY...

product image

200809272131423185 Picture
See larger image
SeekIC No. : 004214948 Detail

200809272131423185: Features: · Integrated T3/E3 Line Interface Unit· Integrated Jitter Attenuator that can be selected either in Receive or Transmit path· Flexible integrated Clock Multiplier that takes single frequen...

200809272131423185 Data Sheet

floor Price/Ceiling Price

Get Latest Price
Part Number:
200809272131423185
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/12/21

add to my favourite

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

· Integrated T3/E3 Line Interface Unit
· Integrated Jitter Attenuator that can be selected either in Receive or Transmit path
· Flexible integrated Clock Multiplier that takes single frequency clock and generates either DS3 or E3 frequency.
· 8/16 bit UTOPIA Level I and II and PPP Multi-PHY Interface operating at 25, 33 or 50 MHz.
· HDLC Controller that provides the mapping/ extraction of either bit or byte mapped encapsulated packet from DS3/E3 Frame.
· Contains on-chip 16 cell FIFO (configurable in depths of 4, 8, 12 or 16 cells), in both the Transmit (TxFIFO) and Receive Directions (RxFIFO)
· Contains on-chip 54 byte Transmit and Receive OAM Cell Buffer for transmission, reception and processing of OAM Cells
· Supports ATM cell or PPP Packet Mapping
· Supports M13 and C-Bit Parity Framing Formats
· Supports DS3/E3 Clear-Channel Framing.
· Includes PRBS Generator and Receiver
· Supports Line, Cell, and PLCP Loop-backs
· Interfaces to 8 Bit wide Intel, Motorola or PowerPC
· Low power 3.3V, 5V Input Tolerant, CMOS
· Available in 456 Lead PBGA Package
· JTAG Interface


Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
You may also be interested in :
Undefined Category
VI-B63-IU
X27 589
Crystals and Oscillators
WT325BI0030.000000
2SB49
Capacitors
GRM188R71H103KA01D
GRM21BR71H104KA01L
Potentiometers, Variable Resistors
RV24YN
WXD4-23-3W
Tapes, Adhesives
803
AC452-2
Line Protection, Backups
BX0023
A20B-1008-0550
View more