USD700, USD735, USD735C Selling Leads, Datasheet
MFG:N/A Package Cooled:9800 D/C:TO
USD700, USD735, USD735C Datasheet download
Part Number: USD700
MFG: N/A
Package Cooled: 9800
D/C: TO
MFG:N/A Package Cooled:9800 D/C:TO
USD700, USD735, USD735C Datasheet download
MFG: N/A
Package Cooled: 9800
D/C: TO
Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
TOP
PDF/DataSheet Download
Datasheet: USD700
File Size: 156531 KB
Manufacturer: ATMEL [ATMEL Corporation]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: USD735
File Size: 86519 KB
Manufacturer: MICROSEMI [Microsemi Corporation]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: USD735C
File Size: 86828 KB
Manufacturer: MICROSEMI [Microsemi Corporation]
Download : Click here to Download
The UA1 series of ULCs is well suited for conversion of large sized CPLDs andFPGAs. We can support within one ULC from 18 Kbits to 390 Kbits DPRAM and from46 Kgates to 780 Kgates. Typically, ULC die size is 50% smaller than the equivalentFPGA die size. DPRAM blocks are compatible with Xilinx or Altera FPGA blocks.Devices are implemented in highperformance CMOS technology with 0.35µm(drawn) channel lengths, and are capable of supporting flipflop toggle rates of 200MHz at 3.3V and 180 MHz at 2.5V, and input to output delays as fast as 150ps at 3.3V.
The architecture of the UA1 series allows for efficient conversion of many PLD archi-tecture and FPGA device types with higher IO count. A compact RAM cell, along withthe large number of available gates allows the implementation of RAM in FPGA archi-tectures that support this feature, as well as JTAG boundaryscan and scanpathtesting.
Conversion to the UA1 series of ULC can provide a significant reduction in operatingpower when compared to the original PLD or FPGA. This is especially true when com-pared to many PLD and CPLD architecture devices, which typically consume 100mAor more even when not being clocked. The UA1 series has a very low standby con-sumption of 0.3nA/gate typically commercial temperature, which would yield astandby current of 42µA on a 144,000 gates design.
Operating consumption is a strictfunction of clock frequency, which typically results in a power reduction of 50% to 90%depending on the device being compared.