PM534-BI, PM534RC, PM5350 Selling Leads, Datasheet
MFG:BGA Package Cooled:PMC D/C:00+
PM534-BI, PM534RC, PM5350 Datasheet download
Part Number: PM534-BI
MFG: BGA
Package Cooled: PMC
D/C: 00+
MFG:BGA Package Cooled:PMC D/C:00+
PM534-BI, PM534RC, PM5350 Datasheet download
MFG: BGA
Package Cooled: PMC
D/C: 00+
Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
TOP
PDF/DataSheet Download
Datasheet: PM501
File Size: 313656 KB
Manufacturer:
Download : Click here to Download
PDF/DataSheet Download
Datasheet: PM501
File Size: 313656 KB
Manufacturer:
Download : Click here to Download
PDF/DataSheet Download
Datasheet: PM5350
File Size: 61952 KB
Manufacturer: PMC [PMC-Sierra, Inc]
Download : Click here to Download
• Low-cost, monolithic SATURN® SONET/SDH ATM User Network Interface (UNI) for category-5 (UTP-5), Shielded Twisted Pair (STP) and optical applications.
• Implements the ATM Transmission Convergence (TC) sublayer according to ATM Forum specifications using the SONET/SDH 155.52 Mb/s STS- 3c/ STM-1 and 51.84 Mb/s STS-1 formats.
• Provides on-chip UTP/STP drivers, receivers, and line equalizers to allow direct connection to 155 Mb/s UTP-5 or STP twisted pair wiring facilities using line coupling transformers.
• Provides a selectable UTP/STP or Pseudo-ECL (PECL) interface to allow direct connection to Optical Data Links (ODLs).
• Includes clock recovery and clock synthesis with on-chip loop filters.
• Operates in timing master or timing slave (loop timed) modes.
• Frames to SONET/SDH framing bytes (A1, A2), processes the section and line Bit Interleaved Parity (B1, B2) and the Far-End Block Error (Z2) bytes.
• Interprets the H1, H2, and H3 payload pointer bytes.
• Processes the SONET path overhead BIP-8 (B3), signal label (C2) and path status (G1) bytes.
• Inserts and extracts ATM payloads using ATM cell delineation.
• Provides on-chip FIFO buffers in both transmit and receive paths.
• Provides on-chip support for GFC and XOFF flow control.
• Provides a synchronous 8-bit plus parity SATURN-Compliant Interface for PHYsical layer devices (SCI-PHY™) bus operating at 50 MHz.
• Compatible with ATM Forum UTOPIA interface format.
• Provides a generic 8-bit microprocessor bus interface for configuration, control, and monitoring.
• Provides TTL-compatible inputs and outputs and differential PECL inputs.
• Low power, +5 V CMOS technology.
• Packaged in a 128-pin, 14 mm by 20 mm Plastic Quad Flat Pack (PQFP) with 0.5 mm lead pitch.