PC744, PC7447, PC7447A Selling Leads, Datasheet
MFG:SHARP Package Cooled:NULL D/C:04+
PC744, PC7447, PC7447A Datasheet download
Part Number: PC744
MFG: SHARP
Package Cooled: NULL
D/C: 04+
MFG:SHARP Package Cooled:NULL D/C:04+
PC744, PC7447, PC7447A Datasheet download
MFG: SHARP
Package Cooled: NULL
D/C: 04+
Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
TOP
PDF/DataSheet Download
Datasheet: PC7447
File Size: 535501 KB
Manufacturer: ATMEL [ATMEL Corporation]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: PC7447
File Size: 535501 KB
Manufacturer: ATMEL [ATMEL Corporation]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: PC7447A
File Size: 1437688 KB
Manufacturer: atmel
Download : Click here to Download
This document is primarily concerned with the PowerPC™ PC7457; however, unless otherwise noted, all information here also applies to the PC7447. The PC7457 and PC7447 are implementations of the PowerPC microprocessor family of reduced instruction set computer (RISC) microprocessors. This document describes pertinent electrical and physical characteristics of the PC7457.
The PC7457 is the fourth implementation of the fourth generation (G4) microprocessors from Motorola. The PC7457 implements the full PowerPC 32-bit architecture and is targeted at networking and computing systems applications. The PC7457 consists of a processor core, a 512 Kbyte L2, and an internal L3 tag and controller which support a glueless backside L3 cache through a dedicated high-bandwidth interface. The PC7447 is identical to the PC7457 except it does not support the L3 cache interface.
The core is a high-performance superscalar design supporting a double-precision floating-point unit and a SIMD multimedia unit. The memory storage subsystem supports the MPX bus interface to main memory and other system resources. The L3 interface supports 1, 2, or 4M bytes of external SRAM for L3 cache and/or private memory data. For systems implementing 4M bytes of SRAM, a maximum of 2M bytes may be used as cache; the remaining 2M bytes must be private memory. Note that the PC7457 is a footprint-compatible, drop-in replacement in a PC7455 application if the core power supply is 1.3V.
Symbol | Characteristic | Maximum Value | Unit | |
VDD(2) | Core supply voltage | -0.3 to 1.60 | V | |
AVDD(2) | PLL supply voltage | -0.3 to 1.60 | V | |
OVDD(3)(4) | Processor bus supply voltage | BVSEL = 0 | -0.3 to 1.95 | V |
OVDD(3)(5) | BVSEL = HRESET or OVDD | -0.3 to 2.7 | V | |
GVDD(3)(6) | L3 bus supply voltage | L3VSEL = ¬HRESET | -0.3 to 1.65 | V |
GVDD(3)(7) | L3VSEL = 0 | -0.3 to 1.95 | V | |
GVDD(3)(8) | L3VSEL = HRESET or GVDD | -0.3 to 2.7 | V | |
VIN(9)(10) | Input voltage | Processor bus | -0.3 to OVDD + 0.3 | V |
VIN(9)(10) | L3 bus | -0.3 to GVDD + 0.3 | V | |
VIN | JTAG signals | -0.3 to OVDD + 0.3 | V | |
TSTG | Storage temperature range | -55 to 150 | °C |
Notes:
1. Functional and tested operating conditions are given in Table 3 on page 12. Absolute maximum ratings are stress ratings only, and functional operation at the maximums is not guaranteed. Stresses beyond those listed may affect device reliability or cause permanent damage to the device.
2. Caution: VDD/AVDD must not exceed OVDD/GVDD by more than 1V during normal operation; this limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
3. Caution: OVDD/GVDD must not exceed VDD/AVDD by more than 2V during normal operation; this limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
4. BVSEL must be set to 0, such that the bus is in 1.8V mode.
5. BVSEL must be set to HRESET or 1, such that the bus is in 2.5V mode.
6. L3VSEL must be set to ¬HRESET (inverse of HRESET ), such that the bus is in 1.5V mode.
The PC7447A host processor is a high-performance, low-power, 32-bit implementa-tions of the PowerPC Reduced Instruction Set Computer (RISC) architecture combined with a full 128-bit implementation of Motorola®'s AltiVec™ technology.
This microprocessor is ideal for leading-edge embedded computing and signal pro-cessing applications. The PC7447A features 512 KB of on-chip L2 cache. The PC7447A microprocessor has no backside L3 cache, allowing for a smaller package designed as a pin-for-pin replacement for the PC7447 microprocessor. This device benefits from a silicon-on-insulator (SOI) CMOS process technology, engineered to help deliver tremendous power savings without sacrificing speed. A low-power version of the PC7447A microprocessor is also available.
Figure 1 shows a block diagram of the PC7447A. The core is a high-performance superscalar design supporting a double-precision floating-point unit and a SIMD multi-media unit. The memory storage subsystem supports the MPX bus protocol and a subset of the 60x bus protocol to the main memory and other system resources.
Note that the PC7447A is a footprint-compatible, drop-in replacement in a PC7447 application if the core power supply is 1.3V.
Symbol | Characteristic |
MaximumValue |
Unit | |
VDD(2) AVDD(2) OVDD(3)(4) OVDD(3)(5) VIN(6)(7) VIN TSTG |
Core supply voltage PLL supply voltage Processor bus supply voltage Input voltage Storage temperature range |
BVSEL = 0 BVSEL = HRESET or OVDD Processor bus JTAG signals |
-0.3 to 1.60 -0.3 to 1.60 -0.3 to 1.95 -0.3 to 2.7 -0.3 to OVDD + 0.3 -0.3 to OVDD + 0.3 -55 to 150 |
V V V V V V °C |