HY29F040A, HY29F040AC-12, HY29F040AC-12I Selling Leads, Datasheet
MFG:N/A Package Cooled:N/A D/C:09+
HY29F040A, HY29F040AC-12, HY29F040AC-12I Datasheet download
Part Number: HY29F040A
MFG: N/A
Package Cooled: N/A
D/C: 09+
MFG:N/A Package Cooled:N/A D/C:09+
HY29F040A, HY29F040AC-12, HY29F040AC-12I Datasheet download
MFG: N/A
Package Cooled: N/A
D/C: 09+
Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
TOP
PDF/DataSheet Download
Datasheet: HY29F040A
File Size: 289044 KB
Manufacturer: HYNIX [Hynix Semiconductor]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: HY2001
File Size: 308888 KB
Manufacturer: ETC
Download : Click here to Download
PDF/DataSheet Download
Datasheet: HY2001
File Size: 308888 KB
Manufacturer: ETC
Download : Click here to Download
The HY29F040A is a 4 Megabit, 5.0 volt-only CMOS Flash memory device organized as a 512K bytes of 8 bits each. The device is offered in standard 32-pin PDIP, 32-pin PLCC and 32-pin TSOP packages.It is designed to be programmed and erased in-system with a 5.0 volt power-supply and can also be reprogrammed in standard PROM programmers.
The HY29F040A offers access times of 55 ns, 70 ns, 90 ns, 120 ns and 150 ns. The device has separate chip enable (/CE), write enable (/WE) and output enable (/OE) controls. Hyundai Flash memory devices reliably store memory data even after 100,000 program/erase cycles.
The HY29F040A is entirely pin and command set compatible with the JEDEC standard for 4 Megabit Flash memory devices. The commands are written to the command register using standard microprocessor write timings. Register contents serve as input to an internal state-machine which controls the erase and programming circuitry. Write cycles also internally latch addresses and data needed for the programming and erase operations.
The HY29F040A is programmed by executing the program command sequence. This will start the internal byte programming algorithm that automatically times the program pulse width and also verifies the proper cell margin. Erase is accomplished by executing either sector erase or chip erase command sequence. This will start the internal erasing algorithm that automatically times the erase pulse width and also verifies the proper cell margin. No preprogramming is required prior to execution of the internal erase algorithm. Sectors of the HY29F040A Flash memory array are electrically erased via Fowler-Nordheim tunneling. Bytes are programmed one byte at a time using a hot electron injection mechanism.
The HY29F040A features a sector erase architecture. The device memory array is divided into 8 sectors of 64K bytes each. The sectors can be erased individually or in groups without affecting the data in other sectors. The multiple sector erase and full chip erase capabilities add flexibility to altering the data in the device. To protect data in the device from accidental program and erase, the device also has a sector protect function. This function hardware write protects the selected sectors. The sector protect and sector unprotect features can be enabled in a PROM programmer.
The HY29F040A needs a single 5.0 volt powersupply for read, program and erase operation. Internally generated and well regulated voltages are provided for program and erase operation. A low Vcc detector inhibits write operations on loss of power. End of program or erase is detected by /Data Polling of DQ7 or by the Toggle Bit feature on DQ6. Once program or erase cycle is successfully completed, the device internally resets to the Read mode.